



LC5812

4-Bit Microcomputer with Internal LCD Driver

Overview

The LC5812 series models are 4-bit, single-chip, high-performance microcomputers equipped with LCD drivers. They are produced by CMOS technology. Their numerous features include low-voltage operation and low current drain.

A 4 bit parallel-processing ALU, program memory (ROM), data memory (RAM), input and output ports, a timer, a clock generator, and LCD drivers, among other things, are integrated on a single chip.

A set of 134 instructions, including the operation and processing instructions executable in 4-bit units and various conditional branch instructions and LCD driver data transfer instructions form an easy-to-use and effective instruction system.

In HALT mode the user can readily implement the clock function during low-power dissipation. To minimize the current required, overall internal operation is stopped except for the oscillation and frequency divider circuits and the LCD drivers.

In HOLD mode the operation of the system clock oscillation is stopped so that the current drain becomes much less. The LC5812 is very useful for controlling electronic tuners, cameras, and other portable devices at low voltage, with low power dissipation.

Features

- A wide supply voltage range


	Cycle time	Supply voltage range	Remarks
LC5812	122μs	V _{SS2} =-2.0 to -3.6V	32k crystal
LC5812H	122μs	V _{SS2} =-2.0 to -5.0V	32k crystal
	61μs	V _{SS2} =-2.3 to -5.0V	65k crystal
	40μs	V _{SS2} =-3.5 to -5.0V	400k ceramic resonator
	20μs	V _{SS2} =-4.5 to -5.0V	800k ceramic resonator

Continued on next page.

Package Dimensions

unit:mm

3044B-QIP80A



- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co.,Ltd. Semiconductor Company

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

N3001TN (KT)/3029TA/D1961KI/9115KI.TS №.2058-1/17

Continued from preceding page.

- Micro-level operating current.
Only micro-level current is needed to operate the equipment if the HALT function is used efficiently. Although the exact current drain depends on the oscillation frequency (and the oscillator) and the program structure, a typical current requirement is about 5 μ A to run the clock program if the optimum technique is used to design the program.
- Enhanced HALT/HOLD release and interrupt functions.
 - Five types of HALT/HOLD release functions and five types of interrupt functions.
 - External interrupt function (included in the above 5 interrupt functions).
 - Up to 8 levels of subroutine nesting (common with interrupts).
- Enhanced hardware for greater processing capability.
 - Built-in segment PLA circuit : Is able to join the LCD driver outputs to any patterns on the LCD panel without software.
 - Built-in decimal up/down counter.
 - Built-in 8-bit programmable timer.
 - The entire RAM area can be used as a working area (bank switching).
 - Built-in data pointer.
 - All instructions per step operation.
 - Built-in clock oscillator and frequency divider circuit.
- Various LCD output terminals for LCD panel drive (42 terminals).

LCD panel		Number of LCD segments
1/3 bias	1/3 duty	126 segments (max.)
1/2 bias	1/3 duty	126 segments (max.)
1/2 bias	1/2 duty	84 segments (max.)
Static		42 segments (max.)

- The LCD panel drive output terminal can be switched to the general-purpose output terminal.
- A number of input and output terminals are provided.
 - Input dedicated port : 2 ports/8 pins
 - Input/output port : 2 ports/8 pins
 - Output dedicated port : 1 port/4 pins
- An initial reset terminal is provided.
- Built-in oscillation circuit for system clock.
Two kinds of oscillation circuits are available : one for the system clock and the other for clock oscillation.
- Number of instructions : 134
- ROM : 2,048 \times 16bits
- RAM : 152 \times 4bits
- Form of shipment : QIP80 (or chip)

Application Development Support System

An evaluation chip (LC5897) and special devices for the application development tool will be provided.

- SDS410 system
Enables the user to create an application development program in assembler language (edit-assembling).
- EVA510+TB5812+DCB1+Application Evaluation Board+LC5897
Modification and debugging of the application development program are possible by connecting to the SDS410.
The EVA510 is identical with the EVA410 except that the control ROM has been replaced.
- TB5812+DCB1+Application Evaluation Board+LC5897
Load and evaluation is possible using the EPROM (2732) in which the data for the application development program is contained.


Note) The application evaluation board is created by the user.

Either LEDs or on LCD can be used as the display element.

Application Examples

- Portable equipment (camera control, various card controls, high-quality electric calculators and timers).
- Acoustic equipment (electronic control, electronic tuning, and clocks).
- Household electrical apparatus (remote control, and timer control).
- Telephone equipment (telephone control, and display control).

LC5812




DP : Data pointer
 BNK : Bank register
 WR : Working register
 AC : Accumulator
 ALU : Arithmetic and logical unit
 INT : Interrupt control circuit
 PC : Program counter
 UP/DOWN CNT : Decimal up/down counter
 TIM : Preset timer
 IR : Instruction register
 STOP : HOLD control circuit
 HALT : HALT control circuit
 SCG : System clock generator
 STS1 : Status register 1
 STS2 : Status register 2

STS3 : Status register 3
 STS4 : Status register 4
 CF : Carry flag
 ZF : Zero flag
 WRF0 : Working flag 0
 WRF1 : Working flag 1
 BCF : Test flag
 SCF1 : S port flag
 SCF2 : STS4 flag
 SCF3 : K port flag
 SCF4 : Divider overflow flag
 SCF5 : UP/DOWN CNT overflow flag
 SCF6 : Timer overflow flag
 SCF7 : INT signal change flag
 ICF : Internal clock flag


LC5812

Application Circuit – Example (1/3 bias – 1/3 duty)



Unit (capacitance : F)

Pad Arrangement of IC Chip



Chip size : 7.46mm×5.69mm
Thickness : 480μm
Pad size : 120μm×120μm

Pin Layout









Pad name and coordinates

QIP80 pin arrangement				
	Pad No.	Pad Name	X (μm)	Y (μm)
72	1	V _{DD}	-3581	+ 214
73	2	X _{IN}	-3581	+ 3
74	3	XOUT	-3581	- 176
75	4	CRIN	-3581	- 369
76	5	CROUT	-3581	- 549
77	6	S3	-3581	-1048
78	7	P1	-3581	-1228
79	8	P2	-3581	-1408
80	9	P3	-3581	-1588
1	10	P4	-3581	-2380
2	11	COM2	-3581	-2696
3	12	COM3	-3367	-2696
4	13	Seg	-2823	-2696
5	14	Seg	-2528	-2696
6	15	Seg	-2233	-2696
7	16	Seg	-1938	-2696
8	17	Seg	-1643	-2696
9	18	Seg	-1347	-2696
10	19	Seg	-1052	-2696
11	20	Seg	- 757	-2696
12	21	Seg	- 462	-2696
13	22	Seg	- 156	-2696
14	23	Seg	+ 150	-2696
15	24	Seg	+ 456	-2696
16	25	Seg	+ 762	-2696
17	26	Seg	+1068	-2696
18	27	Seg	+1374	-2696
19	28	Seg	+1680	-2696
20	29	Seg	+1986	-2696
21	30	Seg	+2292	-2696
22	31	Seg	+2598	-2696
23	32	Seg	+2904	-2696
24	33	Seg	+3210	-2696
25	34	TEST3	+3581	-2696
-	35	TEST	+3581	-1795
-	36	TEST	+3581	-1584
26	37	K4	+3581	-1402
27	38	K3	+3581	-1049
28	39	K2	+3581	- 868
29	40	K1	+3581	- 515
30	41	RES	+3581	- 335
31	42	INT	+3581	+ 696

QIP80 pin arrangement				
	Pad No.	Pad Name	X (μm)	Y (μm)
32	43	TEST2	+3581	+ 878
33	44	TEST1	+3581	+1105
34	45	M4	+3581	+1285
35	46	M3	+3581	+1465
36	47	M2	+3581	+1645
37	48	M1	+3581	+1825
38	49	S2	+3581	+2005
39	50	S1	+3581	+2317
40	51	CUP2	+3581	+2497
-	52	TEST	+3581	+2696
41	53	CUP1	+3300	+2696
42	54	Seg	+3059	+2696
43	55	Seg	+2764	+2696
44	56	Seg	+2469	+2696
45	57	Seg	+2174	+2696
46	58	Seg	+1878	+2696
47	59	Seg	+1583	+2696
48	60	Seg	+1288	+2696
49	61	Seg	+ 993	+2696
50	62	Seg	+ 687	+2696
51	63	Seg	+ 381	+2696
52	64	Seg	+ 75	+2696
53	65	Seg	- 231	+2696
54	66	Seg	- 537	+2696
55	67	Seg	- 843	+2696
56	68	Seg	-1149	+2696
57	69	Seg	-1455	+2696
58	70	Seg	-1761	+2696
59	71	Seg	-2067	+2696
60	72	Seg	-2373	+2696
61	73	Seg	-2679	+2696
62	74	Seg	-2985	+2696
63	75	COM1	-3581	+2696
64	76	S4	-3581	+2101
65	77	CNT1	-3581	+1849
66	78	CNT2	-3581	+1298
67	79	LIGHT	-3581	+1114
68	80	ALARM	-3581	+ 934
69	81	V _{SS3}	-3581	+ 754
70	82	V _{SS2}	-3581	+ 574
71	83	V _{SS1}	-3581	+ 394





- The values (X, Y) indicate the coordinates of each pad center with the center of the chip as the origin.
- The TEST terminal should be open during normal operation.
- If the chip is used, the substrate must be tied to V_{DD}.

Pin Function

Terminal name	Input/Output	Circuit configuration	Function	Option	Status during reset
X IN	Input		Connects 32.768kHz or 65.536kHz crystal between X _{IN} and X _{OUT} for oscillation. Used for the timer reference clock and system clock. X _{OUT} incorporates a 20pF capacitor to V _{DD} .	(1) For 32K (2) For 65K * Option (2) is available only on the LC5812H.	
X OUT	Output				
S1 S2 S3 S4	Input		Input-dedicated port. Has a 7ms or 32ms chatter removal circuit. By applying V _{DD} to S1 through S4 simultaneously, the internal IC devices are reset (mask option). (The chatter removal time is for the 32.768kHz option.)	(1) Selection of L-level Hold Tr. (2) Use of initial reset by simultaneous application of V _{DD} to S1 through S4.	Pull-down resistance is ON during reset.
P2 P3 P4 M1 M2 M3 M4	Input/Output		I/O port with mode switched by instructions to perform the following operations : (1) Input port : Writes data in RAM. (2) Output port : Outputs data from RAM.	Selection of L-level Hold Tr.	
K1 K2 K3 K4	Input		(1) Used to send data to RAM via 7ms or 32ms chatter removal circuit. (2) Is able to operate the decimal counter in the IC circuit with a K2 and K4 signal, according to instruction. (The chatter removal time is for the 32.768kHz option.)	Selection of L-level Hold Tr.	
INT	Input		Controls the external interrupt request. (The mask option interlocks with port K.)	Selection of L-level Hold Tr.	
RES	Input		Resets the internal IC devices.	(1) Reset at the H-level (with pull-down resistor) (2) Reset at L-level (with pull-up resistor)	
CNT1 CNT2	Output		Output-dedicated port	(1) "L" output during reset. (2) "H" output during reset. * Options 1 and 2 can be specified for each of CNT1 and CNT2.	"L" or "H" output (according to mask option).
LIGHT	Output		Output-dedicated port. Suitable for outputting the signals which drive the light transistor.	(1) "L" output during reset. (2) "H" output during reset.	"L" or "H" output (according to mask option).

Continued on next page.

Continued from preceding page.

Terminal name	Input/Output	Circuit configuration	Function	Option	Status during reset																				
ALARM	Output		Output-dedicated port. Is able to output a 4kHz, 2kHz, or 1kHz modulating signal, according to instruction. Can also output nonmodulating signals. (The modulating frequency is for the 32.768kHz option.)	(1) "L" output during reset. (2) "H" output during reset.	"L" or "H" output (according to mask option).																				
VDD			(+) supply voltage terminal.																						
VSS3 VSS2 VSS1			VSS2 is a supply terminal. VSS1 and VSS3 are used to supply LCD driving power.																						
CUP1 CUP2			Connection terminal for voltage rise (fall) capacitor.																						
COM1 COM2 COM3	Output		Output port for common electrodes of LCD panel. Use of terminals varies. (The alternating frequency is for the 32.768kHz option.) <table border="1" data-bbox="502 766 892 936"><thead><tr><th></th><th>Static</th><th>1/2 duty</th><th>1/3 duty</th></tr></thead><tbody><tr><td>COM1</td><td>○</td><td>○</td><td>○</td></tr><tr><td>COM2</td><td>—</td><td>○</td><td>○</td></tr><tr><td>COM3</td><td>—</td><td>—</td><td>○</td></tr><tr><td>Alternating frequency</td><td>32Hz</td><td>32Hz</td><td>43Hz</td></tr></tbody></table>		Static	1/2 duty	1/3 duty	COM1	○	○	○	COM2	—	○	○	COM3	—	—	○	Alternating frequency	32Hz	32Hz	43Hz	(1) Lighting specification Static 1/2 bias 1/3 duty Duplex 1/3 bias 1/3 duty	
	Static	1/2 duty	1/3 duty																						
COM1	○	○	○																						
COM2	—	○	○																						
COM3	—	—	○																						
Alternating frequency	32Hz	32Hz	43Hz																						
Segment driver (A group)	Output		LCD panel segment output port. • The terminal can be switched to the output dedicated port depending on the mask option. • If the internal IC devices are reset, the static lighting signal is fed to COM1 through COM3 and to each of the LCD segment outputs, and all LCD panel segments go on or go off. (on/off : to be specified by mask option). • The segment PLA system is used to draw all patterns on the LCD panel.	① Output for LCD drive ② CMOS output port ③ Pch open drain output port Options ①, ②, and ③ can be selected in bit units.	To be specified by mask option ① Lighted mode • Lighted mode (LCD use) • H-level (DC use) ② Unlighted mode • Unlighted mode (LCD use) • L-level (DC use)																				
Segment driver (B group)	Output		LCD panel segment output port. The terminal can be switched to the output dedicated port depending on the mask option. • If the internal IC devices are reset the static lighting signal is fed to COM1 through COM3 and to each of the LCD segment outputs, and all LCD panel segments go on or go off. (on/off : to be specified by mask option). • The segment PLA system is used to draw all patterns on the LCD panel.	① Output for LCD drive ② CMOS output port Options ① and ② can be selected in bit units.	To be specified by mask option ① Lighted mode • Lighted mode (LCD use) • H-level (DC use) ② Unlighted mode • Unlighted mode (LCD use) • L-level (DC use)																				
TEST3 TEST TEST TEST2 TEST1 TEST			Test terminals (the user should not use these terminals).																						
CR IN CR OUT			CR oscillation port. The oscillation can be stopped by the HOLD instruction.																						

Note)  Indicates the connection to VSS2.

Oscillation Circuit Option

Option	Circuit configuration	Remarks
CR & X'tal		<p>Cycle time=$f_1/4$</p> <p>Output from the divider circuit is used as program timer input signal, LCD drive waveform generating signal, or interrupt signal generation, etc.</p> <p>Note) For X'tal=32.768kHz, set Rd=0Ω</p>
CF & X'tal		<p>Cycle time=$f_1/16$</p> <p>Output from the divider circuit is used as program timer input signal, LCD drive waveform generating signal, or interrupt signal generation, etc.</p> <p>Note) For X'tal=32.768kHz, set Rd=0Ω</p>
CR option		<p>Cycle time=$f_1/14$</p> <p>Output from the divider circuit is used as program timer input signal, LCD drive waveform generating signal, or interrupt signal generation, etc.</p>

Continued on next page.

Continued from preceding page.

Option	Circuit configuration	Remarks
CF option		<p>Cycle time=$f_1/16$</p> <p>Output from the divider circuit is used as program timer input signal, LCD drive waveform generating signal, or interrupt signal generation, etc.</p> <p>LC5812H only.</p>
X'tal option		<p>Cycle time=$f_2/4$</p> <p>Output from the divider circuit is used as program timer input signal, LCD drive waveform generating signal, or interrupt signal generation, etc.</p> <p>Note) For X'tal=32,768kHz, set Rd=0Ω</p>

Input Port Option

Option	Circuit configuration	Remarks
L-level Hold Tr is used.		<ul style="list-style-type: none"> The Hold Tr option is used to reduce the current required for a push-button switch for S1, or a slide switch for S2. The L-level signal can be held after the pull-down resistor is set to ON for a short period of time by software during the opening of input.
L-level Hold Tr is not used.		<ul style="list-style-type: none"> The pull-down Tr can be used as a pull-down resistor. The pull-down Tr can be set to ON/OFF by software.

These options are provided for the S, K, M, and P ports. Be sure to specify NOT USED for the M or P port when using it as an output port.

LCD Output Options


LCD output options for the LCD drive, the CMOS output port and the Pch open drain can be selected.

Option	Output Form
LCD drive	<ul style="list-style-type: none"> Terminal for LCD segment drive. The drive method is determined according to the LCD lighting system specified separately. The LCD lighting system is common to all terminals, and can be selected from among the static, duplex, 1/2 bias-1/3 duty, and 1/3 bias-1/3 duty methods.
CMOS output port	<ul style="list-style-type: none"> General-purpose CMOS type output port.
Pch open drain output port	<ul style="list-style-type: none"> General-purpose Pch open drain type output port. Usable according to the PLA option for the predetermined ports.

Alternating waveform for the LCD driver for LCD output is generated by hardware logic.

Segment PLA Circuit

The following figure is a schema of the structure of the segment PLA circuit.



The contents of data memory are sent to the LCD latch circuit for display either as is or after being decoded by the data decoder. The PLA circuit is used to rearrange the input data to output it to the display latch. With this circuit, data memory can be edited to suit LCD panel specifications without software processing. The PLA circuit can be specified by ROM for PLA, which is supplied with program ROM.

Alarm Output

The following frequency divider output can be used directly as an alarm output :

- 1) Output signal either as $\phi 3$ or $\phi 4$ or $\phi 5$.
- 2) Any combination output signal at $\phi 10$, $\phi 11$, $\phi 12$, $\phi 13$, $\phi 14$ and $\phi 15$.
- 3) Modulating output signal of 1) or 2).

These signals can be output by software.

ϕN indicates the output at the Nth step of the oscillator frequency divider.

Resetting Internal logic

There are three functions for resetting internal logic :

- ① Built-in power-ON clear circuit
.... Use of this option can be determined by the mask option.
- ② Reset terminal RES
- ③ Simultaneous operation of S1 through S4
.... Use of this option can be determined by the mask option.

These reset functions are explained below.

1) Built-in power-ON clear circuit

The initial-clear circuit provided in the microcomputer automatically operates and resets internal logic when power is turned on. This function is very useful in that it can be activated without external devices. But it has the two disadvantages listed below. It is, therefore, recommended that this function be used with other reset functions, or that other methods be used according to applications.

Disadvantages :

- a) The circuit may not operate under certain power-rise conditions during the power-ON sequence or due to chatter.
- b) Malfunctions may take place due to pulse noise in the power or a sudden change in status.

One of the following two reset options can be selected :

INHIBIT : The built-in power-ON clear circuit is not used




.... Use this option where malfunctions due to pulse noise in the power may take place.

NORMAL ACTION : The built-in power-ON clear circuit is used.

.... This option should be selected only when pulse noise does not affect the power.


2) Reset terminal RES

When the reset signal is fed to the reset terminal, the reset flag in the microcomputer is set and part of the divider circuit is reset. Internal logic is reset by the internal reset flag which is reset by the overflow signal from the divider circuit. The reset status of the logic circuit is released and the program counter starts operating .



3) Simultaneous operation of S1 through S4

By applying V_{DD} level voltage to S1 through S4 simultaneously, internal logic can be cleared (initial clear).
(Use of this option can be specified by the mask option.)



Interrupt Function


- Five factors and four vector addresses are provided for the interrupt function.
 - External interrupt terminal (INT)
 - Change of signal to port S or K
 - Underflow of programmable timer
 - Overflow of divider circuit
 - Overflow/underflow of decimal UP/DOWN counter

HALT function

- Can stop the CPU's system clock in HALT mode with the HALT instruction.
- Reduces the operating current to the oscillation circuit + HALT release signal + LCD drive circuit current during HALT.
- The following five factors cause HALT-release request signals :
 - External interrupt terminal (INT)
 - Change of signal to port S or K
 - Underflow of programmable timer
 - Overflow of divider circuit
 - Overflow or underflow of decimal UP/DOWN counter

The factors for the HALT release request signal are the same as those for the interrupt request signal, but the use of any factor can be specified in programs.

If an interrupt occurs in HALT mode, the operation called for by the interrupt is performed, and the CPU returns to HALT mode.



Release of HALT by Interrupt

HOLD Function

- Can stop the operation of the oscillation circuit (OSC1) in HOLD mode with the STOP instruction.
- Reduces the current drain to the minimum during HOLD because OSC1 and CPU are stopped.

Relationship between the oscillation options and the HOLD release functions

Item	Reset signal (RES/RES)	Interrupt request signal	HALT release request signal	Note
CR & X'tal option	○	○	○	
CF & X'tal option	○	×	×	
CR option	○	×	×	
CF option	○	×	×	
X'tal option	×	×	×	HOLD function can not be used.

○ : can be used to release HOLD.

× : cannot be used to release HOLD.

Decimal UP/DOWN Counter Function

A hardware function that counts external pulse or the internal reference pulse in decimal notation. One of the following three operations can be selected by software :

- ① The counting of pulses from port K4 with UP and DOWN switched by the signal level of port K2.
- ② The counting of pulses from port K4 with UP and DOWN switched by the phase difference signal of port K2.
- ③ The counting of divider circuit signals of the oscillator in ascending order.

.... With this function, a chrono counter in units of 1/100 second can be implemented by using a 32.768kHz crystal oscillation.

Open List

		LC5812	LC5812H	Remarks
LCD lighting method		Static	Static	Select "Unused" when the LCD output ports are all used as general-purpose ports.
		Duplex	Duplex	
		1/2 bias, 1/3 duty	1/2 bias, 1/3 duty	
		1/3 bias, 1/3 duty	1/3 bias, 1/3 duty	
		Unused	Unused	
L-level Hold Tr	S ports (S1 to S4)	L-level Hold Tr is used. L-level Hold Tr is not used.	L-level Hold Tr is used. L-level Hold Tr is not used.	
	M ports (M1 to M4)	L-level Hold Tr is used. L-level Hold Tr is not used.	L-level Hold Tr is used. L-level Hold Tr is not used.	
	K ports (K1 to K4)	L-level Hold Tr is used. L-level Hold Tr is not used.	L-level Hold Tr is used. L-level Hold Tr is not used.	
	INT port	L-level Hold Tr is used. L-level Hold Tr is not used.	L-level Hold Tr is used. L-level Hold Tr is not used.	
	P ports (P1 to P4)	L-level Hold Tr is used. L-level Hold Tr is not used.	L-level Hold Tr is used. L-level Hold Tr is not used.	
Oscillator selection		CR & XTAL	CR & XTAL	Do not specify CF on the LC5812, because it is not allowed to use CF on the model.
		CR	CF & XTAL	
		XTAL	CR	
			CF	
			XTAL	
Internal power-on reset function		Unused	Unused	
		Used	Used	
Simultaneous operation of S1 through S4 for reset		Used	Used	
		Unused	Unused	
Selection of RES polarity		H-level reset (Pull-down) L-level reset (Pull-up)	H-level reset (Pull-down) L-level reset (Pull-up)	
Selection of output terminal polarity	CNT1	H-level during reset (Normal H) L-level during reset (Normal L)	H-level during reset (Normal H) L-level during reset (Normal L)	
	CNT2	H-level during reset (Normal H) L-level during reset (Normal L)	H-level during reset (Normal H) L-level during reset (Normal L)	
	ALARM	H-level during reset (Normal H) L-level during reset (Normal L)	H-level during reset (Normal H) L-level during reset (Normal L)	
	LIGHT	H-level during reset (Normal H) L-level during reset (Normal L)	H-level during reset (Normal H) L-level during reset (Normal L)	

Specifications

Absolute Maximum Ratings at $V_{DD}=0V$, $1/2$ bias, $1/2$ duty

Parameter	Symbol	Conditions	Terminal	Ratings	Unit
Maximum supply voltage	V_{SS1}			-4.0 to +0.3	V
	V_{SS2}	$V_{SS2}=V_{SS3}$		-4.0 to +0.3	V
Maximum input voltage	V_{IN1}			$V_{SS2}+0.3$ to +0.3	V
Maximum output voltage	V_{OUT1}			$V_{SS2}+0.3$ to +0.3	V
Operating temperature	T_{opr}			-20 to +70	°C
Storage temperature	T_{stg}			-30 to +125	°C

Allowable Operating Conditions at $T_a = -20$ to $+70^\circ\text{C}$, $V_{DD}=0V$

Parameter	Symbol	Conditions	Terminal	Ratings			Unit
				min	typ	max	
Power supply voltage	V_{SS1}			-3.6		-1.3	V
	V_{SS2}	$V_{SS2}=V_{SS3}$		-3.6		-2.0	V
Input high-level voltage	V_{IH1}		RES	$0.25 \times V_{SS2}$		0	V
	V_{IH2}		Input terminals other than RES	$0.3 \times V_{SS2}$			V
Input low-level voltage	V_{IL1}		RES	V_{SS2}		$0.75 \times V_{SS2}$	V
	V_{IL2}		Input terminals other than RES	V_{SS2}		$0.7 \times V_{SS2}$	V
Operation frequency	fopg1	$V_{SS2} = -2.0$ to $-3.6V$	XIN/XOUT	32		33	kHz
	fopg2	$V_{SS2} = -2.3$ to $-3.6V$	CRIN/CROUT	17	33	50	kHz

Electrical Characteristics at $T_a = -20$ to $+70^\circ\text{C}$, $V_{DD}=0V$

Parameter	Symbol	Conditions	Terminal	Ratings			Unit
				min	typ	max	
Input resistance	R_{IN1A}	$V_{SS2} = -2.9V$, $V_{IN} = 0.8V_{SS2}$	L-level hold Tr *1, Fig. 1	50		500	k Ω
	R_{IN1B}	$V_{SS2} = -2.9V$, $V_{IN} = V_{DD}$	L-level pull-in Tr *1, Fig. 1	200	500	2000	k Ω
	R_{IN2A}	$V_{SS2} = -2.9V$, $V_{IN} = 0.8V_{SS2}$	L-level hold Tr *2, Fig. 1	50		500	k Ω
	R_{IN2B}	$V_{SS2} = -2.9V$, $V_{IN} = V_{DD}$	L-level pull-in Tr *2, Fig. 1	200		2000	k Ω
	R_{IN3}	$V_{SS2} = -2.9V$	RES, TEST1, TEST2	10	80	400	k Ω
Output high-level voltage	V_{OH1}	$V_{SS2} = -2.4V$, $I_{OH} = -0.4mA$	ALARM, LIGHT, CNT1, CNT2	-1	-0.3		V
Output low-level voltage	V_{OL1}	$V_{SS2} = -2.4V$, $I_{OL} = -0.4mA$	ALARM, LIGHT, CNT1, CNT2		$V_{SS2}+0.3$	$V_{SS2}+1$	V
Output high-level voltage	V_{OH2}	$V_{SS2} = -2.4V$, $I_{OH} = -90\mu A$	Port M, port P	-1	-0.3		V
Output high-level voltage	V_{OH3}	$V_{SS2} = -2.4V$, $I_{OH} = -50\mu A$	Port M, port P	-0.6	-0.2		V
Output low-level voltage	V_{OL3}	$V_{SS2} = -2.4V$, $I_{OL} = -0.1mA$	Port M, port P		$V_{SS2}+0.3$	$V_{SS2}+1$	V
Output high-level voltage	V_{OH4}	$V_{SS2} = -2.4V$, $I_{OH} = -20\mu A$	Segment	-1	-0.3		V
Output high-level voltage	V_{OH5}	$V_{SS2} = -2.4V$, $I_{OH} = -0.4\mu A$	PAD No. 13 to 21, 54 to 61	-0.2			V
Output low-level voltage	V_{OL4}	$V_{SS2} = -2.4V$, $I_{OL} = 40\mu A$	QIP80 pin number 4 to 12, 42 to 49		$V_{SS2}+0.3$	$V_{SS2}+1$	V
Output low-level voltage	V_{OL5}	$V_{SS2} = -2.4V$, $I_{OL} = 0.4\mu A$				$V_{SS3}+0.2$	V
Output high-level voltage	V_{OH6}	$V_{SS2} = -2.4V$, $I_{OH} = -5\mu A$	Segment	-1	-0.3		V
Output high-level voltage	V_{OH7}	$V_{SS2} = -2.4V$, $I_{OH} = -0.4\mu A$	PAD No. 22 to 33, 62 to 74	-0.2			V
Output low-level voltage	V_{OL6}	$V_{SS2} = -2.4V$, $I_{OL} = 20\mu A$	QIP80 pin number 13 to 24, 50 to 62		$V_{SS2}+0.3$	$V_{SS2}+1$	V
Output low-level voltage	V_{OL7}	$V_{SS2} = -2.4V$, $I_{OL} = 0.4\mu A$				$V_{SS2}+0.2$	V
Output high-level voltage	V_{OH8}	$V_{SS2} = -2.4V$, $I_{OH} = -4\mu A$	Common 1-2	-0.2			V
Output middle-level voltage	V_{OM}	$V_{SS2} = -2.4V$, $I_{OH} = -4\mu A$, $I_{OL} = 4\mu A$	Common 1-2	$V_{SS2}/2-0.2$		$V_{SS2}/2+0.2$	V
Output low-level voltage	V_{OL8}	$V_{SS2} = -2.4V$, $I_{OH} = -4\mu A$	Common 1-2			$V_{SS2}+0.2$	V
Output voltage	V_{SS1}	$V_{SS2} = -2.9V$	$C1=C2=0.1\mu F$, fopg=32.768kHz			-1.35	V
Power supply current	I_{DD}	$V_{SS2} = -2.9V$, $T_a = 25^\circ\text{C}$, STOP	$C1=C2=0.1\mu F$, $C1=25k\Omega$, fopg=32.768kHz, $C0=Cg=20pF$ Fig.2			5	μA

Continued on next page.

Continued from preceding page.

Parameter	Symbol	Conditions	Terminal	Ratings			Unit
				min	typ	max	
Oscillation start voltage	V _{stt}		Co=Cg=20pF Fig.3			2.2	V
Oscillation hold voltage	V _{HOLD}		Co=Cg=20pF Fig.3			2.0	V
Oscillation start time	t _{stt}	V _{SS2} =-2.9V	Co=Cg=20pF Fig.3			10	s
Oscillation correcting capacity	20P	V _{SS2} =-2.9V	XOUT pin	18	22	26	pF
CR oscillation characteristics	f _{CR}	V _{SS2} =-2.3V to -3.6V	R _{EXT} =510kΩ, C _{EXT} =30pF Fig. 4	16	33	50	kHz

Specifications

Absolute Maximum Ratings at V_{DD}=0V, 1/2bias, 1/3duty

Parameter	Symbol	Conditions	Terminal	Ratings	Unit
Maximum supply voltage	V _{SS1}			-4.0 to +0.3	V
	V _{SS2}	V _{SS2} =V _{SS3}		-4.0 to +0.3	V
Maximum input voltage	V _{IN1}			V _{SS2} -0.3 to +0.3	V
Maximum output voltage	V _{OUT1}			V _{SS2} -0.3 to +0.3	V
Operating temperature	T _{opr}			-20 to +70	°C
Storage temperature	T _{stg}			-30 to +125	°C

Allowable Operating Conditions at Ta = -20 to +70°C, V_{DD}=0V

Parameter	Symbol	Conditions	Terminal	Ratings			Unit
				min	typ	max	
Power supply voltage	V _{SS1}			-3.6		-1.3	V
	V _{SS2}	V _{SS2} =V _{SS3}		-3.6		-2.0	V
				-5.0		-3.9	V
H-level input voltage	V _{IH1}		RES	0.25×V _{SS2}		0	V
	V _{IH2}		Input terminals other than RES	0.3×V _{SS2}			V
L-level input voltage	V _{IL1}		RES	V _{SS2}		0.75×V _{SS2}	V
	V _{IL2}		Input terminals other than RES	V _{SS2}		0.7×V _{SS2}	V
Operation frequency	f _{opg1}	V _{SS2} =-2.0 to -3.6V	XIN/XOUT	32		33	kHz
	f _{opg2}	V _{SS2} =-2.3 to -3.6V	CRIN/CROUT	16	33	50	kHz

Electrical Characteristics at Ta = -20 to +70°C, V_{DD}=0V

Parameter	Symbol	Conditions	Terminal	Ratings			Unit
				min	typ	max	
Input resistance	R _{IN1A}	V _{SS2} =-2.9V, V _{IN} =0.8V _{SS2}	L-level hold Tr *1, Fig. 1	50		500	kΩ
	R _{IN1B}	V _{SS2} =-2.9V, V _{IN} =V _{DD}	L-level pull-in Tr *1, Fig. 1	200	500	2000	kΩ
	R _{IN2A}	V _{SS2} =-2.9V, V _{IN} =0.8V _{SS2}	L-level hold Tr *2, Fig. 1	50		500	kΩ
	R _{IN2B}	V _{SS2} =-2.9V, V _{IN} =V _{DD}	L-level pull-in Tr *2, Fig. 1	200		2000	kΩ
	R _{IN3}	V _{SS2} =-2.9V	RES, TEST1, TEST2	10	80	400	kΩ
Output high-level voltage	V _{OH1}	V _{SS2} =-2.4V, I _{OH} =-0.4mA	ALARM, LIGHT, CNT1, CNT2	-1	-0.3		V
Output low-level voltage	V _{OL1}	V _{SS2} =-2.4V, I _{OL} =0.4mA	ALARM, LIGHT, CNT1, CNT2		V _{SS2} +0.3	V _{SS2} +1	V
Output high-level voltage	V _{OH2}	V _{SS2} =-2.4V, I _{OH} =-90μA	Port M, port P	-1	-0.3		V
Output high-level voltage	V _{OH3}	V _{SS2} =-2.4V, I _{OH} =-50μA	Port M, port P	-0.6	-0.2		V
Output low-level voltage	V _{OL3}	V _{SS2} =-2.4V, I _{OL} =0.1mA	Port M, port P		V _{SS2} +0.3	V _{SS2} +1	V
Output high-level voltage	V _{OH4}	V _{SS2} =-2.4V, I _{OH} =-20μA	Segment	-1	-0.3		V
Output high-level voltage	V _{OH5}	V _{SS2} =-2.4V, I _{OH} =-0.4μA	PAD No. 13 to 21, 54 to 61	-0.2			V
Output low-level voltage	V _{OL4}	V _{SS2} =-2.4V, I _{OL} =40μA	QIP80 pin number 4 to 12, 42 to 49		V _{SS2} +0.3	V _{SS2} +1	V
Output low-level voltage	V _{OL5}	V _{SS2} =-2.4V, I _{OL} =0.4μA				V _{SS3} +0.2	V

Continued on next page.

Continued from preceding page.

Parameter	Symbol	Conditions	Terminal	Ratings			Unit
Output high-level voltage (at CMOS output port)	V_{OH6}	$V_{SS2}=-2.4V$, $I_{OH}=-5\mu A$	Segment	-1	-0.3		V
Output high-level voltage	V_{OH7}	$V_{SS2}=-2.4V$, $I_{OH}=-0.4\mu A$	PAD No. 22 to 33, 62 to 74 QIP80 pin number 13 to 24, 50 to 62	-0.2			V
Output low-level voltage (at CMOS output port)	V_{OL6}	$V_{SS2}=-2.4V$, $I_{OL}=20\mu A$			$V_{SS2}+0.3$	$V_{SS2}+1$	V
Output low-level voltage	V_{OL7}	$V_{SS2}=-2.4V$, $I_{OL}=0.4\mu A$				$V_{SS2}+0.2$	V
Output high-level voltage	V_{OH8}	$V_{SS2}=-2.4V$, $I_{OH}=-4\mu A$	Common 1-3	-0.2			V
Output middle-level voltage	V_{OM}	$V_{SS2}=-2.4V$, $I_{OH}=-4\mu A$, $I_{OL}=4\mu A$	Common 1-3	$V_{SS2}/2-0.2$		$V_{SS2}/2+0.2$	V
Output low-level voltage	V_{OL8}	$V_{SS2}=-2.4V$, $I_{OL}=4\mu A$	Common 1-3			$V_{SS3}+0.2$	V
Output voltage	V_{SS1}	$V_{SS2}=-2.9V$				-1.35	V
Power supply current	I_{DD}	$V_{SS2}=-2.9V$, $T_a=25^\circ C$, STOP	$C1=C2=0.1\mu F$, $C_i=25k\Omega$, $f_{opg}=32.768kHz$, $C_o=C_g=20pF$ Fig.5				5 μA
Oscillation start voltage	$ V_{stt} $		$C_o=C_g=20pF$ Fig.3				2.2 V
Oscillation hold voltage	$ V_{HOLD} $		$C_o=C_g=20pF$ Fig.3				2.0 V
Oscillation start time	t_{stt}	$V_{SS2}=-2.9V$	$C_o=C_g=20pF$ Fig.3				10 s
Oscillation correcting capacity	20P	$V_{SS2}=-2.9V$	XOUT pin	18	22	26	pF
CR oscillation characteristics	f_{CR}	$V_{SS2}=-2.3V$ to $-3.6V$	$R_{EXT}=510k\Omega$, $C_{EXT}=30pF$ Fig. 4	17	33	50	kHz

Fig. 1 Input Configuration of
S1-4, M1-4, K1-4, P1-4




Fig. 4 CR OSC Circuit




Fig. 2 Output Voltage, Supply Current OSC HOLD
Voltage Test Circuit




Fig. 5 Output Voltage, Supply Current,
OSC Hold Voltage Test Circuit






Fig. 3 OSC Start Voltage, OSC Start Time,
Frequency Stability Test Circuit



Unit (capacitance : F)

- 
- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
 - SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
 - In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
 - No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
 - Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
 - Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of November, 2001. Specifications and information herein are subject to change without notice.