

SANYO

No1271G

L C 5 8 0 0

CMOS LSI

Single-Chip 4-Bit Microcomputer
with LCD Driver

The LC5800 is a C-MOS 4-bit microcomputer that operates on low voltage, very low current and contains LCD drivers. It contains a 4-bit parallel processing ALU, many LCD segment outputs, many I/O ports, a 32.768kHz crystal oscillator, and a divider. It is ideally suited for use in desk-top calculator, camera, speech synthesis LSI controller, equipment controller applications as well as high-grade game watch/clock applications.

(1) Hardware features

- Supply voltage: 1.5V or 3.0V (typ.) (mask option)
- Very low current dissipation:
 - 3.0 μ A type. (1.5V supply voltage, at watch/clock operating mode)
 - 1.5 μ A type. (3.0V supply voltage, at watch/clock operating mode)
- Built-in crystal oscillator for watch/clock (32.768kHz crystal connected externally)
- Many output pins for LCD panel drive (42 pins)

Driveable LCD panel	Number of driveable LCD segments
1/3 bias 1/3 duty	126 segments
1/2 bias 1/3 duty	126 segments
1/2 bias 1/2 duty	84 segments
Static	42 segments

- Many input/output pins
 - Ports for input only: 2 ports/8 pins
 - Input/output common ports: 2 ports/8 pins
 - Control output pins: 4 pins
- Possible to use LCD panel drive output pins as ports for output only (mask option)
Note: For the Ag version (1.5V), the segment output pins cannot be used as ports for output only.
- With initial reset pin
- ROM: 2048 x 16 bits
- RAM: 152 x 4 bits
- Cycle time: 244 μ sec. (or 122 μ sec./mask option)
- Built-in step-up circuit, step-down circuit
- Shipping style: Chip (or QIP80)

(2) Software features

- Powerful instruction set: 121 instructions
- 8-level subroutine nesting (common with interrupt)
- External interrupt function
- 15-bit divider for watch/clock
- Built-in counter for 1/100-second chronograph
- Built-in 10-bit programmable timer
- HALT function
- Automatic select of all addresses (direct addressing type)
- Single stepping of all instructions
- Built-in data pointer

The application circuit diagrams and circuit constants herein are included as an example and provide no guarantee for designing equipment to be mass-produced.
The information herein is believed to be accurate and reliable. However, no responsibility is assumed by SANYO for its use, nor for any infringements of patents or other rights of third parties which may result from its use.

Specifications and information herein are subject to change without notice.

SANYO Electric Co.,Ltd. Semiconductor Overseas Marketing Div.
Natsume Bldg., 18-6, 2-chome, Yushima, Bunkyo-ku, TOKYO 113 JAPAN

(3) Application development tools

For performing application development, the evaluation chip (LC5899) and the dedicated application development tools are prepared.

- SDS410 system

Application development program of microcomputer can be made in assembly language (edit, assemble).


- EVA510 + TB51 + display board + LC5899

By connecting to the SDS410, application development program can be corrected and debugged. The EVE510 is a control ROM-replaced version of the EVA410.

- TB51 + display board + LC5899

By using the EPROM (2732) with application development program data written in, mounting evaluation can be performed.

Equivalent Circuit Block Diagram




Application Areas



- 1) Multifunction watch/clock with calculator
- 2) Controller of speech synthesis LSI
- 3) Watch/clock with memory (external memory)
- 4) Controller of camera
- 5) Mechanical controller of VTR, radio-cassette recorder, tape deck, etc.
- 6) Controller of telephone dialer, etc.

Sample Application Circuits


(1) Typical application circuit using Ag battery (1/3 bias 1/3 duty)



(2) Typical application circuit using Li battery (1/2 bias 1/3 duty)

**Pad Assignment of LSI Chip**

Case Outline 3044B-Q80AIC
(unit: mm)



CHIP SIZE 7.44 mm x 5.68 mm
CHIP THICKNESS 480 μ m
PAD SIZE 120 μ m x 120 μ m

Note : When mounting the QIP version on the board, do not dip it in solder.

Pad Name and Coordinates

Pin assignment of QIP80				
	Pad No.	Pin name	X (μm)	Y (μm)
73	1	VDD	-3560	+ 193
74	2	OSCIN	"	+ 12
75	3	OSCOUT	"	- 168
-	4	10P	"	- 348
78	5	TEST3	"	- 527
77	6	T4	"	- 708
78	7	S3	"	- 888
-	8	P1	"	-1068
-	9	P2	"	-1247
79	10	P3	"	-1428
80	11	P4	"	-1608
1	12	COM2	"	-2146
2	13	COM3	"	-2684
3	14	Seg	-3042	"
4	15		-2810	"
5	16		-2516	"
6	17		-2221	"
7	18		-1925	"
8	19		-1630	"
9	20		-1334	"
10	21		-1040	"
11	22		- 744	"
12	23		- 438	"
13	24		- 133	"
14	25		+ 174	"
15	26		+ 480	"
16	27		+ 786	"
17	28		+1093	"
18	29		+1398	"
19	30		+1703	"
20	31		+2010	"
21	32		+2316	"
22	33		+2621	"
23	34	Seg	+2928	"
-	35	TEST	+3560	"
-	36	TEST	"	-2473
25	37	BAK		-2253
-	38	(VSS)		-2031
-	39	(VDD)		-1851
26	40	K4		-1545
27	41	K3	"	-1110
28	42	K2	"	- 928
29	43	K1	"	- 494












Pin assignment of QIP80				
	Pad No.	Pin name	X (μm)	Y (μm)
30	44	RES	+3560	- 314
32	45	INT	"	+ 678
33	46	TEST2	"	+ 856
34	47	TEST1	"	+1083
35	48	M4	"	+1264
36	49	M3	"	+1444
37	50	M2	"	+1623
38	51	M1	"	+1804
39	52	S2	"	+1983
40	53	S1	"	+2294
-	54	TEST	"	+2476
41	55	CUP2	"	+2684
42	56	CUP1	+3256	"
43	57	Seg	+3085	"
44	58		+2770	"
45	59			+2475
46	60			+2179
47	61			+1884
48	62			+1588
49	63			+1294
50	64			+ 998
51	65			+ 693
52	66			+ 386
53	67			+ 81
54	68			- 226
55	69			- 532
56	70			- 837
57	71			-1143
58	72			-1450
59	73			-1756
60	74			-2081
61	75			-2367
62	76			-2674
63	77	Seg	-2980	"
64	78	COM1	-3660	"
65	79	S4	"	+2079
66	80	CNT1	"	+1832
67	81	CNT2	"	+1272
68	82	LIGHT	"	+1092
69	83	ALARM	"	+ 913
70	84	VSS3	"	+ 733
71	85	VSS2	"	+ 552
72	86	VSS1	"	+ 372

The above pad coordinates are such that the chip center is taken as the origin and the values of (X, Y) represent the coordinates of the center of each pad.

Pin 24 of QIP80: NC






Pin 31 of QIP80: SUB
(NC, SUB: Open)

Pin Description

Pad No.	Pin Name	Input/Output	Circuit Configuration	Function
2	OSCIN	Input		32.768kHz crystal is connected across OSCIN and OSCOUT for oscillation. Used as reference clock for watch/clock and system clock. 20pF capacitor is connected across OSCOUT and VDD.
3	OSCOUT	Output		Connected to OSCOUT and used as oscillation phase compensation capacitor.
4	1OP	—		
53 52 7 79	S1 S2 S3 S4	Input		Port for Input only. With 7ms or 32ms chattering eliminator. By applying VDD to S1 to S4 simultaneously, LSI inside is reset. (mask option)
8 9 10 11	P1 P2 P3 P4	Input/Output		Input/output pins for selecting between the following 2 operations with instruction. (1) Input pin for fetching data into RAM. (2) Output pin for outputting data from RAM.
51 50 49 48	M1 M2 M3 M4	—		
43 42 41 40	K1 K2 K3 K4	Input		(1) Input pin for fetching data into RAM through 7ms or 32ms chattering eliminator. (2) K4 signal is used to operate decimal counter (for 1/100-second count) Inside LSI with instruction.
45	INT	Input		External interrupt request control input pin.
44	RES	Input		Input pin for resetting LSI inside.
37	BAK	—		(—) power supply pin for logic unit inside LSI. When using 3.0V supply, a capacitor must be connected across BAK and VDD to prevent logic unit from malfunctioning.
80 81	CNT1 CNT2	Output		Pin for output only.
82	LIGHT	Output		Pin for output only. Suted for outputting signal to drive transistor for light.

Continued on next page.

Continued from preceding page.

Pad No.	Pin Name	Input/Output	Circuit Configuration	Function																																									
83	ALARM	Output		Pin for output only. Used to output 4kHz, 2kHz, 1kHz modulation signal with instruction. Also used to output non-modulation signal.																																									
1	VDD			(+) Power supply pin.																																									
84 85 86	VSS3 VSS2 VSS1			(-) Power supply pin. • 1.5V/3.0V selectable with mask option. For 1.5V use, apply (-) side to VSS1. For 3.0V use, apply (-) side to VSS2. • Also used as power supply for LCD drive.																																									
				 <table border="1"> <thead> <tr> <th rowspan="2"></th> <th colspan="3">1.5V USE</th> <th colspan="3">3.0V USE</th> </tr> <tr> <th>static</th> <th>1/2bias</th> <th>1/3bias</th> <th>static</th> <th>1/2bias</th> <th>1/3bias</th> </tr> </thead> <tbody> <tr> <td>VDD</td> <td>±</td> <td>±</td> <td>±</td> <td>±</td> <td>±</td> <td>±</td> </tr> <tr> <td>VSS1</td> <td>±</td> <td>±</td> <td>±</td> <td>±</td> <td>±</td> <td>±</td> </tr> <tr> <td>VSS2</td> <td>±</td> <td>±</td> <td>±</td> <td>±</td> <td>±</td> <td>±</td> </tr> <tr> <td>VSS3</td> <td>±</td> <td>±</td> <td>±</td> <td>±</td> <td>±</td> <td>±</td> </tr> </tbody> </table> <p>The above Table shows how to connect external parts in each case.</p>		1.5V USE			3.0V USE			static	1/2bias	1/3bias	static	1/2bias	1/3bias	VDD	±	±	±	±	±	±	VSS1	±	±	±	±	±	±	VSS2	±	±	±	±	±	±	VSS3	±	±	±	±	±	±
	1.5V USE			3.0V USE																																									
	static	1/2bias	1/3bias	static	1/2bias	1/3bias																																							
VDD	±	±	±	±	±	±																																							
VSS1	±	±	±	±	±	±																																							
VSS2	±	±	±	±	±	±																																							
VSS3	±	±	±	±	±	±																																							
55 56	CUP1 CUP2			Pins for connecting voltage step-up (step-down) capacitor.																																									
78 12 13	COM1 COM2 COM3	Output		Output pins for LCD panel common electrode. The following pin is used in each case.																																									
				 <table border="1"> <thead> <tr> <th></th> <th>Static</th> <th>1/2 duty</th> <th>1/3 duty</th> </tr> </thead> <tbody> <tr> <td>COM1</td> <td>○</td> <td>○</td> <td>○</td> </tr> <tr> <td>COM2</td> <td>—</td> <td>○</td> <td>○</td> </tr> <tr> <td>COM3</td> <td>—</td> <td>—</td> <td>○</td> </tr> <tr> <td>Alternating frequency</td> <td>32Hz</td> <td>32Hz</td> <td>43Hz</td> </tr> </tbody> </table>		Static	1/2 duty	1/3 duty	COM1	○	○	○	COM2	—	○	○	COM3	—	—	○	Alternating frequency	32Hz	32Hz	43Hz																					
	Static	1/2 duty	1/3 duty																																										
COM1	○	○	○																																										
COM2	—	○	○																																										
COM3	—	—	○																																										
Alternating frequency	32Hz	32Hz	43Hz																																										
14 to 22 57 to 64	Segment driver	Output		Output pins for LCD panel segments. • Also used as output ports with mask option. • When LSI Inside is in reset mode, 32Hz, 64Hz or 128Hz static light-up signal is outputted at COM1 to COM3 and each LCD segment output and all LCD panel segments light up. • Segment PLA system is adopted to support any type of LCD layout.																																									
23 34 66	Segment driver	Output		Output pins for LCD panel segments. • Also used as output ports with mask option.																																									
5 6 35 36 48 47 54	TEST8 T4 TEST TEST TEST2 TEST1 TEST			Test pins (not used by user).																																									
38 39	(VSS) (VDD)			Backup power supply pin. Normally, not used.																																									

Note) Ag Battery: () = VSS1, Li Battery: () = VSS2

Operation from Ag Battery [Static]**Absolute Maximum Ratings at $T_a=25\pm2^\circ C$, $V_{DD}=0V$**

Maximum Supply Voltage	V_{SS1}	-4.0 to +0.3	V	unit
	$V_{SS2}=V_{SS3}$	-4.0 to +0.3	V	
Maximum Input Voltage	V_{IN1}	$S1-4, M1-4, K1-4, P1-4,$ TEST-3, 10P, OSCIN, INT, RES (M1-4, P1-4: Input mode)	$V_{SS1}-0.3$ to 0.3	V
Maximum Output Voltage	V_{OUT1}	TEST3, CUP2, OSCOUT, ALARM, LIGHT, CNT1, CNT2, M1-4, P1-4 (M1-4, P1-4: Output mode)	$V_{SS1}-0.3$ to 0.3	V
	V_{OUT2}	SEGOUT, COM1, CUP1	$V_{SS2}-0.3$ to 0.3	V
Operating Temperature	T_{opg}		-20 to +65	°C
Storage Temperature	T_{stg}		-30 to +125	°C

Allowable Operating Conditions at $T_a=25\pm2^\circ C$, $V_{DD}=0V$

Supply Voltage	V_{SS1}	min	typ	max	unit
	$V_{SS2}=V_{SS3}$	-1.65		-1.30	V
"H"-Level Input Voltage	V_{IH}	-3.3		-2.4	V
"L"-Level Input Voltage	V_{IL}	-0.2		0	V
Operating Frequency	f _{opg}	Ta=-20 to +65 °C	V_{SS1}	$V_{SS1}+0.2$	V
		32	33		kHz

Electrical Characteristics at $T_a=25\pm2^\circ C$, $V_{DD}=0V$

Input Resistance	R _{IN1A} $V_{SS1}=-1.65V$, $V_{IL}=V_{SS1}+0.2V$, "L"-level hold tr., *1, Fig. 1	50		500	kohm
	R _{IN1B} $V_{SS1}=-1.65V$, "L"-level pull-in tr., *1, Fig. 1	200		2000	kohm
	R _{IN2A} $V_{SS1}=-1.65V$, $V_{IL}=V_{SS1}+0.2V$, input mode, "L"-level hold tr., *2, Fig. 1	50		500	kohm
	R _{IN2B} $V_{SS1}=-1.65V$, input mode, "L"-level hold tr., *2, Fig. 1	200		2000	kohm
	R _{IN3} $V_{SS1}=-1.65V$, TEST1, 2, RES	10		300	kohm
"H"-Level Output Voltage	V _{OH1} $V_{SS1}=-1.65V$, I _{OH} =-0.4μA, SEGOUT	-0.2			V
"L"-Level Output Voltage	V _{OL1} $V_{SS1}=-1.65V$, I _{OL} =0.4μA, SEGOUT			$V_{SS2}+0.2$	V
"H"-Level Output Voltage	V _{OH2} $V_{SS1}=-1.65V$, I _{OH} =-4μA, COM1	-0.2			V
"L"-Level Output Voltage	V _{OL2} $V_{SS1}=-1.65V$, I _{OL} =4μA, COM1			$V_{SS2}+0.2$	V
"H"-Level Output Voltage	V _{OH3} $V_{SS1}=-1.35V$, I _{OH} =-250μA, ALM, LIGHT, CNT1, CNT2	-0.65			V
"L"-Level Output Voltage	V _{OL3} $V_{SS1}=-1.35V$, I _{OL} =250μA, ALM, LIGHT, CNT1, CNT2			$V_{SS1}+0.65$	V
"H"-Level Output Voltage	V _{OH4} $V_{SS1}=-1.65V$, I _{OH} =-20μA, M1-4, P1-4 (M1-4, P1-4: Output mode)	-0.2			V
"L"-Level Output Voltage	V _{OL4} $V_{SS1}=-1.65V$, I _{OL} =20μA, M1-4, P1-4 (M1-4, P1-4: Output mode)			$V_{SS1}+0.2$	V
Output Voltage (doubler)	V _{SS2} $V_{SS1}=-1.35V$, C ₁ =C ₂ =0.1μF, f _{opg} =32.768kHz, Fig. 2			-2.5	V
Current Dissipation	I _{IDD1} $V_{SS1}=-1.65V$, standard watch/clock operation, C ₁ =C ₂ =0.1μF, C ₀ =C _g =20pF, C _l =25kohm, Fig. 2	2.0			μA
Oscillation Start Voltage	V _{tst} $C_0=C_g=20pF$, C _l =25kohm, Fig. 3	-1.35			V
Oscillation Hold Voltage	V _{HOLD} $V_{BAK}=V_{SS1}$, C ₀ =C _g =20pF, C _l =25kohm, Fig. 2	-1.65		-1.30	V
Oscillation Start Time	t _{tst} $V_{SS}=-1.35V$, C ₀ =C _g =20pF, C _l =25kohm, Fig. 3			10	sec
Oscillation Correction	10P External pin		8	10	pF
Capacitance	20P OSCOUT		16	20	pF

Operation from Li Battery [Static]

Absolute Maximum Ratings at $T_a=25\pm2^\circ C$, $V_{DD}=0V$

Maximum Supply Voltage	V_{SS1}	$V_{BAK}=V_{SS1}$ or V_{SS2}	-4.0 to +0.3	V
	V_{SS2}	$V_{SS2}=V_{SS3}$, $V_{BAK}=V_{SS1}$ or V_{SS2}	-4.0 to +0.3	V
Maximum Input Voltage	V_{IN1}	10P, OSCIN, TEST3	$V_{BAK}-0.3$ to 0.3	V
	V_{IN2}	S1-4, M1-4, K1-4, P1-4, TEST1, TEST2, INT, RES (M1-4, P1-4: Input mode)	$V_{SS2}-0.3$ to 0.3	V
Maximum Output Voltage	V_{OUT1}	TEST3, CUP2, OSCOUT	$V_{BAK}-0.3$ to 0.3	V
	V_{OUT2}	SEGOUT, COM1, CUP1, ALARM, LIGHT, CNT1, CNT2, M1-4, P1-4 (M1-4, P1-4: Output mode)	$V_{SS2}-0.3$ to 0.3	V
Operating Temperature	T_{opg}		-20 to +65	°C
Storage Temperature	T_{stg}		-30 to +125	°C

Allowable Operating Conditions at $T_a=25\pm2^\circ C$, $V_{DD}=0V$

Supply Voltage	V_{BAK}	min	typ	max	unit
	V_{SS2}	3.6		-1.3	V
"H"-Level Input Voltage	V_{IH}	$V_{SS2}=V_{SS3}$	-3.6	-2.0	V
		S1-4, K1-4, M1-4, P1-4, INT, RES (M1-4, P1-4: Input mode)	-0.4	0	V
"L"-Level Input Voltage	V_{IL}	"	"	$V_{SS2}+0.4$	V
Operating Frequency	f_{opg}	$T_a=-20$ to $+65^\circ C$	32	33	kHz

Electrical Characteristics at $T_a=25\pm2^\circ C$, $V_{DD}=0V$

Input Resistance	R_{IN1A}	$V_{SS2}=-2.9V$, $V_{IL}=V_{SS2}+0.4V$, "L"-level hold tr., *1, Fig. 4	50	500	kohm
	R_{IN1B}	$V_{SS2}=-2.9V$, "L"-level pull-in tr., *1, Fig. 4	200	2000	kohm
	R_{IN2A}	$V_{SS2}=-2.9V$, $V_{IL}=V_{SS2}+0.4V$, input mode, "L"-level hold tr., *2, Fig. 4	50	500	kohm
	R_{IN2B}	$V_{SS2}=-2.9V$, input mode, "L"-level pull-in tr., *2, Fig. 4	200	2000	kohm
	R_{IN3}	$V_{SS2}=-2.9V$, TEST1, 2, RES	10	300	kohm
"H"-Level Output Voltage	V_{OH1}	$V_{SS2}=-2.9V$, $I_{OH}=-0.4\mu A$, SEGOUT	-0.2		V
"L"-Level Output Voltage	V_{OL1}	$V_{SS2}=-2.9V$, $I_{OL}=0.4\mu A$, SEGOUT	$V_{SS2}+0.2$		V
"H"-Level Output Voltage	V_{OH2}	$V_{SS2}=-2.9V$, $I_{OH}=-4\mu A$, COM1	-0.2		V
"L"-Level Output Voltage	V_{OL2}	$V_{SS2}=-2.9V$, $I_{OL}=4\mu A$, COM1	$V_{SS2}+0.2$		V
"H"-Level Output Voltage	V_{OH3}	$V_{SS2}=-2.4V$, $I_{OH}=-250\mu A$, ALM, CNT1, CNT2	-0.65		V
"L"-Level Output Voltage	V_{OL3}	$V_{SS2}=-2.4V$, $I_{OL}=250\mu A$, ALM, CNT1, CNT2	$V_{SS2}+0.65$		V
"H"-Level Output Voltage	V_{OH4}	$V_{SS2}=-2.4V$, $I_{OH}=-150\mu A$, LIGHT	-1.5		V
"L"-Level Output Voltage	V_{OL4}	$V_{SS2}=-2.4V$, $I_{OL}=150\mu A$, LIGHT	$V_{SS2}+1.5$		V
"H"-Level Output Voltage	V_{OH5}	$V_{SS2}=-2.9V$, $I_{OH}=-40\mu A$, M1-4, P1-4 (M1-4, P1-4: Output mode)	-0.4		V
"L"-Level Output Voltage	V_{OL5}	$V_{SS2}=-2.9V$, $I_{OL}=40\mu A$, M1-4, P1-4 (M1-4, P1-4: Output mode)	$V_{SS2}+0.4$		V
"H"-Level Output Voltage	V_{OH6}	$V_{SS2}=-2.4V$, $I_{OH}=-10\mu A$, Segment (output port) PAD No. 14 to 22,	-1	-0.3	V
"L"-Level Output Voltage	V_{OL6}	$V_{SS2}=-2.4V$, $I_{OL}=40\mu A$, Segment (output port) QIP80 pin No. 3 to 11, 43 to 50	$V_{SS2}+0.3$	$V_{SS2}+1$	V
"H"-Level Output Voltage	V_{OH7}	$V_{SS2}=-2.4V$, $I_{OH}=-5\mu A$, Segment (output port) PAD No. 23 to 34,	-1	-0.3	V
"L"-Level Output Voltage	V_{OL7}	$V_{SS2}=-2.4V$, $I_{OL}=20\mu A$, Segment (output port) QIP80 pin No. 12 to 23, 51 to 63	$V_{SS2}+0.3$	$V_{SS2}+1$	V
"H"-Level Output Voltage	V_{OH8}	$V_{SS2}=-2.4V$, $I_{OH}=-10\mu A$, Segment (output port) PAD No. 14 to 22,	-1	-0.3	V
Output OFF Leakage Current	I_{OFF}	$V_{SS2}=-2.6V$, QIP80 pin No. 57 to 64		1	μA
		$V_{OUT}=V_{SS2}$, QIP80 pin No. 3 to 11, 43 to 50			

Continued on next page.

LC5800

Continued from preceding page.

			min	typ	max	unit
Output Voltage (halver)	VSS1	VSS2=-2.9V, C1=C2=0.1μF, fopg=32.768kHz			-1.35	V
Current Dissipation	I _{DD1}	VSS2=-2.9V, standard watch/clock operation, C1=C2=0.1μF, Co=Cg=20pF, CI=25kohm, Fig. 5	1.0			V
Oscillation Start Voltage	V _{stt}	VSS1=VSS2, Co=Cg=20pF, CI=25kohm, Fig. 6	-1.35			V
Oscillation Hold Voltage	V _{HOLD}	VBAK=VSS1≈VSS2/2, Co=Cg=20pF, CI=25kohm, Fig. 5			-2.6	V
Oscillation Start Time	t _{stt}	VSS1=VSS2=-2.9V, Co=Cg=20pF, CI=25kohm, Fig. 6		10		sac
Oscillation Correction Capacitance	10P	External pin	8	10	12	pF
	20P	OSCOUT	16	20	24	pF

Operation from EXTV [Static]

Absolute maximum Ratings at Ta=25±2°C, V_{DD}=0V

				unit
Maximum Supply Voltage	VSS2	VSS2=VSS3	-4.0 to +0.3	V
Maximum Input Voltage	VIN1	10P, OSCIN, TEST3	VSS1-0.3 to 0.3	V
	VIN2	S1-4, M1-4, K1-4, P1-4, TEST1, TEST2, INT, RES (M1-4, P1-4: Input mode)	VSS2-0.3 to 0.3	V
Maximum Output Voltage	VOUT1	TEST3, CUP2, OSCOUT	VSS1-0.3 to 0.3	V
	VOUT2	SEGOUT, COM1, CUP1, ALARM, LIGHT, CNT1, CNT2, M1-4, P1-4 (M1-4, P1-4: Output mode)	VSS2-0.3 to 0.3	V
Operating Temperature	T _{opg}		-20 to +65	°C
Storage Temperature	T _{stg}		-30 to +125	°C

Allowable Operating Conditions at Ta=25±2°C, V_{DD}=0V

			min	typz	max	unit
Supply Voltage	VSS2	VSS2=VSS3	-3.6		-2.0	V
"H"-Level Input Voltage	V _{IH}	S1-4, M1-4, K1-4, P1-4, INT, RES, (M1-4, P1-4: Input mode)	-0.4		0	V
"L"-Level Input Voltage	V _{IL}	"	VSS2		VSS2+0.4	V
Operating Frequency	f _{opg}	Ta=-20 to +65°C	32		33	kHz

Electrical Characteristics at Ta=25±2°C, V_{DD}=0V

			min	typ	max	unit
Input Resistance	R _{IN1A}	VSS2=-2.9V, V _{IL} =VSS2+0.4, "L"-level hold tr., *1, Fig. 13	50		500	kohm
	R _{IN1B}	VSS2=-2.9V, "L"-level pull-In tr., *1, Fig. 13	200		2000	kohm
	R _{IN2A}	VSS2=-2.9V, V _{IL} =VSS2+0.4V, Input mode, "L"-level hold tr., *2, Fig. 13	50		500	kohm
	R _{IN2B}	VSS2=-2.9V, input mode, "L"-level tr., *2, Fig. 13	200		2000	kohm
	R _{IN3}	VSS2=-2.9V, TEST1, 2, RES	10		300	kohm
"H"-Level Output Voltage	V _{OH1}	VSS2=-2.9V, I _{OH} =-0.4μA, SEGOUT	-0.2			V
"L"-Level Output Voltage	V _{OL1}	VSS2=-2.9V, I _{OL} =0.4μA, SEGOUT			VSS2+0.2	V
"H"-Level Output Voltage	V _{OH2}	VSS2=-2.9V, I _{OH} =-4μA, COM1	-0.2			V
"L"-Level Output Voltage	V _{OL2}	VSS2=-2.9V, I _{OL} =4μA, COM1			VSS2+0.2	V
"H"-Level Output Voltage	V _{OH3}	VSS2=-2.4V, I _{OH} =-250μA, ALM, LIGHT, CNT1, CNT2	-0.65			V
"L"-Level Output Voltage	V _{OL3}	VSS2=-2.4V, I _{OL} =250μA, ALM, LIGHT, CNT1, CNT2			VSS2+0.65	V
"H"-Level Output Voltage	V _{OH4}	VSS2=-2.9V, I _{OH} =-40μA, M1-4, P1-4 (M1-4, P1-4: Output mode)	-0.4			V
"L"-Level Output Voltage	V _{OL4}	VSS2=-2.9V, I _{OL} =40μA, M1-4, P1-4 (M1-4, P1-4: Output mode)			VSS2+0.4	V
"H"-Level Output Voltage	V _{OH6}	VSS2=-2.4V, Segment (output) I _{OH} =-10μA PAD No. 14 to 22,	-1	-0.3		V
"L"-Level Output Voltage	V _{OL6}	VSS2=-2.4V, 57 to 64 I _{OL} =40μA QIP80 pin No. 3 to 11, 43 to 50			VSS2+0.3 VSS2+1	V

Continued on next page.

LC5800

Continued from preceding page.

				min	typ	max	unit
"H"-Level Output Voltage	V _{OH7}	V _{SS2} =-2.4V, I _{OH} =-5μA	Segment (output) port PAD No. 23 to 34, 65 to 77	-1	-0.3		V
"L"-Level Output Voltage	V _{OL7}	V _{SS2} =-2.4V, I _{OL} =20μA	QIP80 pin No. 12 to 23, 51 to 63		V _{SS2} +0.3	V _{SS2} +1	V
"H"-Level Output Voltage	V _{OH6}	V _{SS2} =-2.4V, I _{OH} =-10μA	Segment PAD No. 14 to 22, 57 to 64	-1	-0.3	1	μA
Output OFF Leakage Current	I _{OFF}	V _{SS2} =-2.6V, V _{OUT} =V _{SS2}	QIP80 pin No. 3 to 11, 43 to 50				
Current Dissipation	I _{IDD1}	V _{SS2} =-2.9V, standard watch/clock operation, C _o =C _g =20pF, C _i =25kohm, Fig. 14		5.0			μA
Oscillation Start Voltage	V _{stt}	V _{SS1} =V _{SS2} , C _o =C _g =20pF, C _i =25kohm, Fig. 15		2.2			V
Oscillation Hold Voltage	V _{HOLD}	V _{BAK} =V _{SS2} , C _o =C _g =20pF, C _i =25kohm, Fig. 14			-2.0		V
Oscillation Start Time	t _{stt}	V _{SS1} =V _{SS2} =-2.9V, C _o =C _g =20pF, C _i =25kohm, Fig. 15			10		sec
Oscillation Correction Capacitance	10P	External pin		8	10	12	pF
	20P	OSCOUT		16	20	24	pF

Operation from Ag Battery [1/2 bias, 1/2 duty]

Absolute Maximum Ratings at Ta=25±2°C, V_{DD}=0V

				unit
Maximum Supply Voltage	V _{SS1}			V
	V _{SS2}	V _{SS} =V _{SS3}		V
Maximum Input Voltage	V _{IN1}	S1-4, M1-4, K1-4, P1-4, TEST1-3, 10P OSCIN, INT, RES (M1-4, P1-4: Input mode)	V _{SS1} -0.3 to 0.3	V
Maximum Output Voltage	V _{OUT1}	TEST3, CUP2, OSCOUT, ALARM, LIGHT, CNT1, CNT2, M1-4, P1-4 (M1-4, P1-4: Output mode)	V _{SS1} -0.3 to 0.3	V
	V _{OUT2}	SEGOUT, COM1-2, CUP1	V _{SS2} -0.3 to 0.3	V
Operating Temperature	T _{opg}		-20 to +65	°C
Storage Temperature	T _{stg}		-30 to +125	°C

Allowable Operating Conditions at Ta=25±2°C, V_{DD}=0V

			min	typ	max	unit
Supply Voltage	V _{SS1}		-1.66		-1.30	V
	V _{SS2}	V _{SS2} =V _{SS3}	-3.3		-2.4	V
"H"-Level Input Voltage	V _{IH}	S1-4, M1-4, P1-4, INT, RES (M1-4, P1-4: Input mode)	-0.2		0	V
"L"-Level Input Voltage	V _{IL}		V _{SS1}	V _{SS1} +0.2	V	
Operating Frequency	f _{opg}	Ta=-20 to +65 °C	32	33		kHz

Electrical Characteristics at Ta=25±2°C, V_{DD}=0V

			min	typ	max	unit
Input Resistance	R _{IN1A}	V _{SS1} =-1.55V, V _{IIL} =V _{SS1} +0.2V, "L"-level hold tr., *1, Fig. 1	50		500	kohm
	R _{IN1B}	V _{SS1} =-1.55V, "L"-level pull-in tr., *1, Fig. 1	200		2000	kohm
	R _{IN2A}	V _{SS1} =-1.55V, V _{IIL} =V _{SS1} +0.2V input mode, "L"-level hold tr., *2, Fig. 1	50		500	kohm
	R _{IN2B}	V _{SS1} =-1.55V, input mode, "L"-level hold tr., *2, Fig. 1	200		2000	kohm
	R _{IN3}	V _{SS1} =-1.55V, TEST1, 2, RES	10		300	kohm
"H"-Level Output Voltage	V _{OH1}	V _{SS1} =-1.55V, I _{OH} =-0.4μA, SEGOUT	-0.2			V
"L"-Level Output Voltage	V _{OL1}	V _{SS1} =-1.55V, I _{OL} =0.4μA, SEGOUT			V _{SS2} +0.2	V
"H"-Level Output Voltage	V _{OH2}	V _{SS1} =-1.55V, I _{OH} =-4μA, COM1-2	-0.2			V
"M"-Level Output Voltage	V _{OM}	V _{SS1} =-1.55V, I _{OH} =-4μA, I _{OL} =4μA, COM1-2	V _{SS1} -0.2	V _{SS1} +0.2	V	
"L"-Level Output Voltage	V _{OL2}	V _{SS1} =-1.55V, I _{OL} =4μA, COM1-2			V _{SS2} +0.2	V

Continued on next page.

Continued from preceding page.

			min	typ	max	unit
"H"-Level Output Voltage	V _{OH3}	V _{SS1} =-1.35V, I _{OH} =-250μA, ALM, LIGHT, CNT1, CNT2	-0.65			V
"L"-Level Output Voltage	V _{OL3}	V _{SS1} =-1.35V, I _{OL} =250μA, ALM, LIGHT, CNT1, CNT2		V _{SS1} +0.65		V
"H"-Level Output Voltage	V _{OH4}	V _{SS1} =-1.55V, I _{OH} =-20μA, M1-4, P1-4 (M1-4, P1-4: Output mode)	-0.2			V
"L"-Level Output Voltage	V _{OL4}	V _{SS1} =-1.55V, I _{OL} =20μA, M1-4, P1-4 (M1-4, P1-4: Output mode)		V _{SS1} +0.2		V
Output Voltage (doubler)	V _{SS2}	V _{SS1} =-1.35V, C ₁ =C ₂ =0.1μF, f _{opg} =32.768kHz, Fig. 2			-2.5	V
Current Dissipation	I _{DD1}	V _{SS1} =-1.55V, standard watch/clock operation, C ₁ =C ₂ =0.1μF, C _o =C _g =20pF, C _i =25kohm, Fig. 2	2.0			μA
Oscillation Start Voltage	V _{stt}	C _o =C _g =20pF, C _i =25kohm, Fig. 3	-1.35			V
Oscillation Hold Voltage	V _{HOLD}	V _{BAK} =V _{SS1} , C _o =C _g =20pF, C _i =25kohm, Fig. 2	-1.35	-1.30		V
Oscillation Start Time	t _{stt}	V _{SS1} =-1.55V, C _o =C _g =20pF, C _i =25kohm, Fig. 3	8	10	10	sec
Oscillation Correction	10P	External pin	16	20	12	pF
Capacitance	20P	OSCOUT			24	pF

Operation from Li Battery [1/2 bias, 1/2 duty]**Absolute Maximum Ratings at Ta=25±2°C, V_{DD}=0V**

			min	typ	max	unit
Maximum Supply Voltage	V _{SS1}	V _{BAK} =V _{SS1} or V _{SS2}	-4.0 to +0.3			V
	V _{SS2}	V _{SS2} =V _{SS3} , V _{BAK} =V _{SS1} or V _{SS2}	-4.0 to +0.3			V
Maximum Input Voltage	V _{IN1}	10P, OSCIN, TEST3	V _{BAK} -0.3 to 0.3			V
	V _{IN2}	S1-4, M1-4, K1-4, P1-4, TEST1, TEST2, INT, RES (M1-4, P1-4: Input mode)	V _{SS2} -0.3 to 0.3			V
Maximum Output Voltage	V _{OUT1}	TEST3, CUP2, OSCOUT	V _{BAK} -0.3 to 0.3			V
	V _{OUT2}	SEGOUT, COM1-2, CUP1, ALARM, LIGHT, CNT1, CNT2, M1-4, P1-4 (M1-4, P1-4: Output mode)	V _{SS2} -0.3 to 0.3			V
Operating Temperature	T _{opg}		-20 to +65			°C
Storage Temperature	T _{stg}		-30 to +125			°C

Allowable Operating Conditions at Ta=25±2°C, V_{DD}=0V

			min	typ	max	unit
Supply Voltage	V _{BAK}		-3.6		-1.3	V
	V _{SS2}	V _{SS2} =V _{SS3}	-3.6		-2.0	V
"H"-Level Input Voltage	V _{IL}	S1-4, K1-4, M1-4, P1-4, INT, RES (M1-4, P1-4: Input mode)	-0.4		0	V
"L"-Level Input Voltage	V _{IL}		V _{SS2}	V _{SS2} +0.4		V
Operating Frequency	f _{opg}	Ta=-20 to +65 °C	32	33		kHz

Electrical Characteristics at Ta=25±2°C, V_{DD}=0V

			min	typ	max	unit
Input Resistance	R _{IN1A}	V _{SS2} =-2.9V, V _{IL} =V _{SS2} +0.4, "L"-level hold tr., *1, Fig. 4	60		500	kohm
	R _{IN1B}	V _{SS2} =-2.9V, "L"-level pull-in tr., *1, Fig. 4	200		2000	kohm
	R _{IN2A}	V _{SS2} =-2.9V, V _{IL} =V _{SS2} +0.4V, input mode, "L"-level hold tr., *2, Fig. 4	50		500	kohm
	R _{IN2B}	V _{SS2} =-2.9V, input mode, "L"-level pull-in tr., *2, Fig. 4	200		2000	kohm
	R _{IN3}	V _{SS2} =-2.9V, TEST1, 2, RES	10		300	kohm
"H"-Level Output Voltage	V _{OH1}	V _{SS2} =-2.9V, I _{OH} =-0.4μA, SEGOUT	-0.2			V
"L"-Level Output Voltage	V _{OL1}	V _{SS2} =-2.9V, I _{OL} =0.4μA, SEGOUT		V _{SS2} +0.2		V
"H"-Level Output Voltage	V _{OH2}	V _{SS2} =-2.9V, I _{OH} =-4μA, COM1-2	-0.2			V
"M"-Level Output Voltage	V _{OM}	V _{SS2} =-2.9V, I _{OH} =-4μA, V _{SS2} /2-0.2 I _{OL} =4μA, COM1-2		V _{SS2} /2+0.2		V
"L"-Level Output Voltage	V _{OL2}	V _{SS2} =-2.9V, I _{OL} =4μA, COM1-2		V _{SS2} +0.2		V

Continued on next page.

LC5800

Continued from preceding page.

			min	typ	max	unit
"H"-Level Output Voltage	V _{OH3}	V _{SS2} =-2.4V, I _{OH} =-250μA, ALM, CNT1, CNT2	-0.65			V
"L"-Level Output Voltage	V _{OL3}	V _{SS2} =-2.4V, I _{OL} =250μA, ALM, CNT1, CNT2		V _{SS2} +0.65		V
"H"-Level Output Voltage	V _{OH4}	V _{SS2} =-2.4V, I _{OH} =-150μA, LIGHT	-1.5			V
"L"-Level Output Voltage	V _{OL4}	V _{SS2} =-2.4V, I _{OL} =150μA, LIGHT		V _{SS2} +1.5		V
"H"-Level Output Voltage	V _{OH5}	V _{SS2} =-2.9V, I _{OH} =-40μA, M1-4, P1-4 (M1-4, P1-4: Output mode)	-0.4			V
"L"-Level Output Voltage	V _{OL5}	V _{SS2} =-2.9V, I _{OL} =40μA, M1-4, P1-4 (M1-4, P1-4: Output mode)		V _{SS2} +0.4		V
"H"-Level Output Voltage	V _{OH6}	V _{SS2} =-2.4V, Segment (output) port I _{OH} =-10μA PAD No. 14 to 22,	-1	-0.3		V
"L"-Level Output Voltage	V _{OL6}	V _{SS2} =-2.4V, 57 to 64 QIP80 pin No. I _{OL} =40μA 3 to 11, 43 to 50		V _{SS2} +0.3 V _{SS2} +1		V
"H"-Level Output Voltage	V _{OH7}	V _{SS2} =-2.4V, Segment (output) port I _{OH} =-5μA PAD No. 29 to 34,	-1	-0.3		V
"L"-Level Output Voltage	V _{OL7}	V _{SS2} =-2.4V, 65 to 77 QIP80 pin No. I _{OL} =20μA 12 to 23, 51 to 63		V _{SS2} +0.3 V _{SS2} +1		V
"H"-Level Output Voltage	V _{OH6}	V _{SS2} =-2.4V, Segment I _{OH} =-10μA PAD No. 14 to 22,	-1	-0.3		V
Output OFF Leakage Current	I _{OFF}	V _{SS2} =-2.6V, 57 to 64 QIP80 pin No. V _{OUT} =V _{SS2} 3 to 11, 43 to 50			1	μA
Output Voltage (halver)	V _{SS1}	V _{SS2} =-2.9V, C ₁ =C ₂ =0.1μF, f _{opg} =32.768kHz, Fig. 5			-1.35	V
Current Dissipation	I _{DD1}	V _{SS2} =-2.9V, standard watch/clock operation, C ₁ =C ₂ =0.1μF, C _o =C _g =20pF, C _l =25kohm, Fig. 5			1.0	μA
Oscillation Start Voltage	V _{stt}	V _{SS1} ≈V _{SS2} , C _o =C _g =20pF C _l =25kohm, Fig. 6	-1.35			V
Oscillation Hold Voltage	V _{HOLD}	V _{BAK} =V _{SS1} -V _{SS2} /2, C _o =C _g =20pF, C _l =25kohm, Fig. 5			-2.6	V
Oscillation Start Time	t _{stt}	V _{SS1} =V _{SS2} =-2.9V, C _o =C _g =20pF, C _l =25kohm, Fig. 6			10	sec
Oscillation Correction Capacitance	10P	External pin	8	10	12	pF
	20P	OSCOUT	16	20	24	pF
Operation from EXTV [1/2 bias, 1/2 duty]						
Absolute Maximum Ratings at T₀=25±2°C, V_{DD}=0V						
Maximum Supply Voltage	V _{SS1}				-4.0 to +0.3	V
	V _{SS2}	V _{SS2} =V _{SS3}			-4.0 to +0.3	V
Maximum Input Voltage	V _{IN1}	I _{OP} , OSCIN, TEST3			V _{SS1} -0.3 to 0.3	V
	V _{IN2}	S1-4, M1-4, K1-4, P1-4, TEST1, TEST2, INT, RES (M1-4, P1-4: Input mode)			V _{SS2} -0.3 to 0.3	V
Maximum Output Voltage	V _{OUT1}	TEST3, CUP2, OSCOUT			V _{SS1} -0.3 to 0.3	V
	V _{OUT2}	SEGOUT, COM1-2, CUP1, ALARM, LIGHT, CNT1, CNT2, M1-4, P1-4 (M1-4, P1-4: Output mode)			V _{SS2} -0.3 to 0.3	V
Operating Temperature	T _{opg}				-20 to +65	°C
Storage Temperature	T _{stg}				-30 to +125	°C

Allowable Operating Conditions at $T_a=25\pm2^\circ C$, $V_{DD}=0V$

			min	typ	max	unit
Supply Voltage	V_{SS1}		-3.6		-1.3	V
"H"-Level Input Voltage	V_{SS2}	$V_{SS2}=V_{SS3}$	-3.6		-2.0	V
"H"-Level Input Voltage	V_{IH}	$S1-4, M1-4, K1-4, P1-4, INT, RES$ (M1-4, P1-4: Input mode)	-0.4		0	V
"L"-Level Input Voltage	V_{IL}	" "				
Operation Frequency	fopg	$T_a=-20$ to $65^\circ C$				

Electrical Characteristics at $T_a=25\pm2^\circ C$, $V_{DD}=0V$

Input Resistance	R_{IN1A}	$V_{SS2}=-2.9V, V_{IL}=V_{SS2}+0.4V$, "L"-level hold tr., *1, Fig. 4	50	typ	500	kohm
	R_{IN1B}	$V_{SS2}=-2.9V$, "L"-level pull-in tr., *1, Fig. 4	200		2000	kohm
	R_{IN2A}	$V_{SS2}=-2.9V, V_{IL}=V_{SS2}+0.4V$, input mode, "L"-level hold tr., *2, Fig. 4	50		500	kohm
	R_{IN2B}	$V_{SS2}=-2.9V$, input mode, "L"-level pull-in tr., *2, Fig. 4	200		2000	kohm
	R_{IN3}	$V_{SS2}=-2.9V$, TEST1, 2, RES	10		300	kohm
"H"-Level Output Voltage	V_{OH1}	$V_{SS2}=-2.9V, I_{OH}=-0.4\mu A$, SEGOUT	-0.2			V
"L"-Level Output Voltage	V_{OL1}	$V_{SS2}=-2.9V, I_{OL}=0.4\mu A$, SEGOUT			$V_{SS2}+0.2$	V
"H"-Level Output Voltage	V_{OH2}	$V_{SS2}=-2.9V, I_{OH}=-4\mu A$, COM1-2	-0.2			V
"M"-Level Output Voltage	V_{OM}	$V_{SS2}=-2.9V, I_{OH}=-4\mu A$, $I_{OL}=4\mu A$, COM1-2	$V_{SS2}/2$	-0.2	$V_{SS2}/2+0.2$	V
"L"-Level Output Voltage	V_{OL2}	$V_{SS2}=-2.9V, I_{OL}=4\mu A$, COM1-2			$V_{SS2}+0.2$	V
"H"-Level Output Voltage	V_{OH3}	$V_{SS2}=-2.4V, I_{OH}=-250\mu A$, ALM, LIGHT, CNT1, CNT2	-0.65			V
"L"-Level Output Voltage	V_{OL3}	$V_{SS2}=-2.4V, I_{OL}=250\mu A$, ALM, LIGHT, CNT1, CNT2			$V_{SS2}+0.65$	V
"H"-Level Output Voltage	V_{OH4}	$V_{SS2}=-2.9V, I_{OH}=-40\mu A$, M1-4, P1-4 (M1-4, P1-4: Output mode)	-0.4			V
"L"-Level Output Voltage	V_{OL4}	$V_{SS2}=-2.9V, I_{OL}=40\mu A$, M1-4, P1-4 (M1-4, P1-4: Output mode)			$V_{SS2}+0.4$	V
"H"-Level Output Voltage	V_{OH6}	$V_{SS2}=-2.4V$, {Segment (output) PAD No. 14 to 22, 57 to 64}	-1	-0.3		V
"L"-Level Output Voltage	V_{OL6}	$V_{SS2}=-2.4V$, $I_{OL}=40\mu A$ QIP80 pin No. 3 to 11, 43 to 50			$V_{SS2}+0.3$ $V_{SS2}+1$	V
"H"-Level Output Voltage	V_{OH7}	$V_{SS2}=-2.4V$, $I_{OH}=6\mu A$ Segment (output) PAD No. 23 to 34,	-1	-0.3		V
"L"-Level Output Voltage	V_{OL7}	$V_{SS2}=-2.4V$, $I_{OL}=20\mu A$ QIP80 pin No. 65 to 77			$V_{SS2}+0.3$ $V_{SS2}+1$	V
"H"-Level Output Voltage	V_{OH8}	$V_{SS2}=-2.4V$, $I_{OH}=10\mu A$ Segment PAD No. 14 to 22, 57 to 64	-1	-0.3		V
Output OFF Leakage Current	I_{OFF}	$V_{SS2}=-2.6V$, $V_{OUT}=V_{SS2}$ QIP80 pin No. 3 to 11, 43 to 50			1	μA
Output Voltage (halver)	V_{SS1}	$V_{SS2}=-2.9V, C1=C2=0.1\mu F$, fopg=32.768kHz, Fig. 6			-1.35	V
Current Dissipation	I_{DD1}	$V_{SS2}=-2.9V$, standard watch/clock operation, $C1=C2=0.1\mu F$, $C_o=C_g=20pF$, $C_l=25kohm$, Fig. 6	5.0			μA
Oscillation Start Voltage	V_{stt}	$V_{ss1}=V_{ss2}, C_o=C_g=20pF$, $C_l=25kohm$, Fig. 6	-2.2			V
Oscillation Hold Voltage	V_{HOLD}	$V_{BAK}=V_{ss2}, C_o=C_g=20pF$, $C_l=25kohm$, Fig. 6			-2.0	V
Oscillation Start Time	t_{stt}	$V_{ss1}=V_{ss2}=-2.9V, C_o=C_g=20pF$, $C_l=25kohm$, Fig. 6			10	sec
Oscillation Correction	10P	External pin	8	10	12	pF
Capacitance	20P	OSCOUT	16	20	24	pF

Operation from Ag Battery [1/2 bias, 1/3 duty]**Absolute Maximum ratings at $T_a=25\pm2^\circ C$, $V_{DD}=0V$**

Maximum Supply Voltage	V_{SS1}	-4.0 to +0.3	V	unit
	$V_{SS2}=V_{SS3}$	-4.0 to +0.3	V	
Maximum Input Voltage	V_{IN1}	$S1-4, M1-4, K1-4, P1-4, TEST1-3, 10P,$ $OSCIN, INT, RES$ ($M1-4, P1-4$: Input mode)	$V_{SS1}-0.3$ to 0.3	V
Maximum Output Voltage	V_{OUT1}	TEST3, CUP2, OSCOUT, ALARM, LIGHT, $CNT1, CNT2, M1-4, P1-4$ ($M1-4, P1-4$: Output mode)	$V_{SS1}-0.3$ to 0.3	V
	V_{OUT2}	SEGOUT, COM1-3, CUP1	$V_{SS2}-0.3$ to 0.3	V
Operating Temperature	T_{opg}	-20 to +65	$^{\circ}C$	
Storage Temperature	T_{stg}	-30 to +125	$^{\circ}C$	

Allowable Operating Conditions at $T_a=25\pm2^\circ C$, $V_{DD}=0V$

Supply Voltage	V_{SS1}	min	typ	max	unit
	V_{SS2}	-1.65	-1.30	V	
"H"-Level Input Voltage	V_{IH}	-3.3	-2.4	V	
"L"-Level Input Voltage	V_{IL}	-0.2	0	V	
Operating Frequency	f_{opg}	Ta = -20 to +65 °C	$V_{SS1}+0.2$	V	
		32	33	kHz	

Electrical Characteristics at $T_a=25\pm2^\circ C$, $V_{DD}=0V$

Input Resistance	R_{IN1A}	$V_{SS1}=-1.55V, V_{IL}=V_{SS1}+0.2V,$ "L"-level hold tr., *1, Fig. 1	50	500	kohm
	R_{IN1B}	$V_{SS1}=-1.55V, "L"-level pull-in tr., *1, Fig. 1$	200	2000	kohm
"H"-Level Output Voltage	V_{OH1}	$V_{SS1}=-1.55V, I_{OH}=0.4\mu A, SEGOUT$	-0.2		V
"L"-Level Output Voltage	V_{OL1}	$V_{SS1}=-1.55V, I_{OL}=0.4\mu A, SEGOUT$		$V_{SS2}+0.2$	V
"H"-Level Output Voltage	V_{OH2}	$V_{SS1}=-1.55V, I_{OH}=4\mu A, COM1-3$	-0.2		V
"M"-Level Output Voltage	V_{OM}	$V_{SS1}=-1.55V, I_{OH}=4\mu A,$ $I_{OL}=4\mu A, COM1-3$	$V_{SS1}-0.2$	$V_{SS1}+0.2$	V
"L"-Level Output Voltage	V_{OL2}	$V_{SS1}=-1.55V, I_{OL}=4\mu A, COM1-3$		$V_{SS2}+0.2$	V
"H"-Level Output Voltage	V_{OH3}	$V_{SS1}=-1.35V, I_{OH}=250\mu A, ALM,$ LIGHT, CNT1, CNT2	-0.65		V
"L"-Level Output Voltage	V_{OL3}	$V_{SS1}=-1.35V, I_{OL}=250\mu A, ALM,$ LIGHT, CNT1, CNT2		$V_{SS1}+0.65$	V
"H"-Level Output Voltage	V_{OH4}	$V_{SS1}=-1.55V, I_{OH}=20\mu A, M1-4, P1-4$ (M1-4, P1-4: Output mode)	-0.2		V
"L"-Level Output Voltage	V_{OL4}	$V_{SS1}=-1.55V, I_{OL}=20\mu A, M1-4, P1-4$ (M1-4, P1-4: Output mode)		$V_{SS1}+0.2$	V
Output Voltage (doubler)	V_{SS2}	$V_{SS1}=-1.35V, C1=C2=0.1\mu F,$ $f_{opg}=32.768kHz$, Fig. 2		-2.5	V
Current Dissipation	I_{DD1}	$V_{SS1}=-1.55V$, standard watch/clock operation, $C1=C2=0.1\mu F, Co=Cg=20pF, Cl=25kohm$, Fig. 2	2.0		μA
Oscillation Start Voltage	V_{str}	$Co=Cg=20pF, Cl=25kohm$, Fig. 3	-1.35		V
Oscillation Hold Voltage	V_{HOLD}	$V_{BAK}=V_{SS1}, Co=Cg=20pF,$ $Cl=25kohm$, Fig. 2	-1.65	-1.30	V
Oscillation Start Time	t_{stt}	$V_{SS1}=-1.35V, Co=Cg=20pF,$ $Cl=25kohm$, Fig. 3		10	sec
Oscillation Correction Capacitance	10P 20P	External pin OSCOUT	8 16	10 20	pF pF

Operation from Li Battery [1/2 bias, 1/3 duty]

Absolute Maximum Ratings at $T_a=25\pm2^\circ C$, $V_{DD}=0V$

Maximum Supply Voltage	V_{SS1}	$V_{BAK}=V_{SS1}$ or V_{SS2}	-4.0 to +0.3	unit
	V_{SS2}	$V_{SS2}=V_{SS3}$, $V_{BAK}=V_{SS1}$ or V_{SS2}	-4.0 to +0.3	V
Maximum Input Voltage	V_{IN1}	10P, OSCIN, TEST3	V_{BAK} -0.3 to 0.3	V
	V_{IN2}	S1-4, M1-4, K1-4, P1-4, TEST1, TEST2, INT, RES (M1-4, P1-4: Input mode)	V_{SS2} -0.3 to 0.3	V
Maximum Output Voltage	V_{OUT1}	TEST3, CUP2, OSCOUT	V_{BAK} -0.3 to 0.3	V
	V_{OUT2}	SEGOUT, COM1-3, CUP1, ALARM, LIGHT, CNT1, CNT2, M1-4, P1-4 (M1-4, P1-4: Output mode)	V_{SS2} -0.3 to 0.3	V
Operation Temperature	T_{opg}		-20 to +65	°C
Storage Temperature	T_{stg}		-30 to +125	°C

Allowable Operating Conditions at $T_a=25\pm2^\circ C$, $V_{DD}=0V$

			min	typ	max	unit
Supply Voltage	V_{BAK}		-3.6		-1.3	V
	V_{SS2}	$V_{SS2}=V_{SS3}$	-3.6		-2.0	V
"H"-Level Input Voltage	V_{IH}	S1-4, K1-4, M1-4, P1-4, INT, RES (M1-4, P1-4: Input mode)	-0.4		0	V
"L"-Level Input Voltage	V_{IL}	"			$V_{SS2}+0.4$	V
Operating Frequency	f_{opg}	$T_a=-20$ to $+65^\circ C$	32	33	33	kHz

Electrical Characteristics at $T_a=25\pm2^\circ C$, $V_{DD}=0V$

Input Resistance	R_{IN1A}	$V_{SS2}=-2.9V$, $V_{IL}=V_{SS2}+0.4V$, "L"-level hold tr., *1, Fig. 4	50	typ	max	unit
	R_{IN1B}	$V_{SS2}=-2.9V$, "L"-level pull-in tr., *1, Fig. 4	200		2000	kohm
	R_{IN2A}	$V_{SS2}=-2.9V$, $V_{IL}=V_{SS2}+0.4V$, input mode, "L"-level hold tr., *2, Fig. 4	50		500	kohm
	R_{IN2B}	$V_{SS2}=-2.9V$, input mode, "L"-level pull-in tr., *2, Fig. 4	200		2000	kohm
"H"-Level Output Voltage	V_{OH1}	$V_{SS2}=-2.9V$, $I_{OH}=-0.4\mu A$, SEGOUT	-0.2		300	kohm
"L"-Level Output Voltage	V_{OL1}	$V_{SS2}=-2.9V$, $I_{OL}=0.4\mu A$, SEGOUT			$V_{SS2}+0.2$	V
"H"-Level Output Voltage	V_{OH2}	$V_{SS2}=-2.9V$, $I_{OH}=-4\mu A$, COM1-3	-0.2			V
"M"-Level Output Voltage	V_{OM}	$V_{SS2}=-2.9V$, $I_{OH}=-4\mu A$, $I_{OL}=4\mu A$, COM1-3	$V_{SS2}/2$	-0.2	$V_{SS2}/2+0.2$	V
"L"-Level Output Voltage	V_{OL2}	$V_{SS2}=-2.9V$, $I_{OL}=4\mu A$, COM1-3			$V_{SS2}+0.2$	V
"H"-Level Output Voltage	V_{OH3}	$V_{SS2}=-2.4V$, $I_{OH}=-250\mu A$, ALM, CNT1, CNT2	-0.65			V
"L"-Level Output Voltage	V_{OL3}	$V_{SS2}=-2.4V$, $I_{OL}=250\mu A$, ALM, CNT1, CNT2			$V_{SS2}+0.65$	V
"H"-Level Output Voltage	V_{OH4}	$V_{SS2}=-2.4V$, $I_{OH}=-150\mu A$, LIGHT	-1.5			V
"L"-Level Output Voltage	V_{OL4}	$V_{SS2}=-2.4V$, $I_{OL}=150\mu A$, LIGHT			$V_{SS2}+1.5$	V
"H"-Level Output Voltage	V_{OH5}	$V_{SS2}=-2.9V$, $I_{OH}=-40\mu A$, M1-4, P1-4 (M1-4, P1-4: Output mode)	-0.4			V
"L"-Level Output Voltage	V_{OL5}	$V_{SS2}=-2.9V$, $I_{OH}=40\mu A$, M1-4, P1-4 (M1-4, P1-4: Output mode)			$V_{SS2}+0.4$	V
"H"-Level Output Voltage	V_{OH6}	$V_{SS2}=-2.4V$, $I_{OH}=-10\mu A$	-1	-0.3		V
"L"-Level Output Voltage	V_{OL6}	$V_{SS2}=-2.4V$, $I_{OL}=40\mu A$	57 to 64 3 to 11, 43 to 50 65 to 77		$V_{SS2}+0.3$	V
"H"-Level Output Voltage	V_{OH7}	$V_{SS2}=-2.4V$, $I_{OH}=-5\mu A$	Segment (output) PAD No. 14 to 22, QIP80 pin No.	-1	-0.3	V
"L"-Level Output Voltage	V_{OL7}	$V_{SS2}=-2.4V$, $I_{OL}=20\mu A$	3 to 11, 43 to 50 65 to 77 QIP80 pin No. 12 to 23, 61 to 63		$V_{SS2}+0.3$	V

Continued on next page.

Continued from preceding page.

			min	typ	max	unit
"H"-Level Output Voltage	V _{OH}	V _{SS2} =-2.4V, I _{OH} =-10μA Segment PAD No. 14 to 22,	-1	-0.3		V
Output OFF Leakage Current	I _{OFF}	V _{SS2} =-2.6V, 57 to 64 V _{OUT} =V _{SS2} QIP80 pin No. 3 to 11, 43 to 50		1		μA
Output Voltage (halver)	V _{SS1}	V _{SS2} =-2.9V, C ₁ =C ₂ =0.1μF, f _{opg} =32.768kHz		-1.35		V
Current Dissipation	I _{DD1}	V _{SS2} =-2.9V, standard watch/clock operation, C ₁ =C ₂ =0.1μF, C _o =C _g =20pF, C _l =25kohm, Fig. 5		1.0		μA
Oscillation Start Voltage	V _{stt}	V _{SS1} =V _{SS2} , C _o =C _g =20pF, C _l =25kohm, Fig. 6		-1.35		V
Oscillation Hold Voltage	V _{HOLD}	V _{BAK} =V _{SS1} =V _{SS2} /2, C _o =C _g =20pF, C _l =25kohm, Fig. 5		-2.6		V
Oscillation Start Time	t _{stt}	V _{SS1} =V _{SS2} =-2.9V, C _o =C _g =20pF, C _l =25kohm, Fig. 6		10		sec
Oscillation Correction Capacitance	10P	External pin	8	10	12	pF
	20P	OSCOUT	16	20	24	pF

Operation from EXTV [1/2 bias, 1/3 duty]**Absolute Maximum Ratings at Ta=25±2°C, V_{DD}=0V**

				unit
Maximum Supply Voltage	V _{SS1}		-4.0 to +0.3	V
	V _{SS2}	V _{SS2} =V _{SS3}	-4.0 to +0.3	V
Maximum Input Voltage	V _{IN1}	10P, OSCIN, TEST3	V _{SS1} -0.3 to 0.3	V
	V _{IN2}	S1-4, M1-4, K1-4, P1-4, TEST1, TEST2, INT, RES (M1-4, P1-4: Input mode)	V _{SS2} -0.3 to 0.3	V
Maximum Output Voltage	V _{OUT1}	TEST3, CUP2, OSCOUT	V _{SS1} -0.3 to 0.3	V
	V _{OUT2}	SEGOUT, COM1-3, CUP1, ALARM, LIGHT, CNT1, CNT2, M1-4, P1-4 (M1-4, P1-4: Output mode)	V _{SS2} -0.3 to 0.3	V
Operating Temperature	T _{opg}		-20 to 65	°C
Storage Temperature	T _{stg}		-30 to +125	°C

Allowable Operating Conditions at Ta=25±2°C, V_{DD}=0V

			min	typ	max	unit
Supply Voltage	V _{SS1}		-3.6	-1.3		V
	V _{SS2}	V _{SS2} =V _{SS3}	-3.6	-2.0		V
"H"-Level Input Voltage	V _{1H}	S1-4, M1-4, K1-4, P1-4, INT, RES (M1-4, P1-4: Input mode)	-0.4	0		V
"L"-Level Input Voltage	V _{1L}	" "	V _{SS2} -0.4	V _{SS2} +0.4		V
Operating Frequency	f _{opg}	Ta=-20 to +65 °C	32	33		kHz

Electrical Characteristics at Ta=25±2°C, V_{DD}=0V

			min	typ	max	unit
Input Resistance	R _{IN1A}	V _{SS2} =-2.9V, V _{1L} =V _{SS2} +0.4V, "L"-level hold tr., *1, Fig. 4	50	500	500	kohm
	R _{IN1B}	V _{SS2} =-2.9V, "L"-level pull-in tr., *1, Fig. 4	200		2000	kohm
	R _{IN2A}	V _{SS2} =-2.9V, V _{1L} =V _{SS2} +0.4V, input mode, "L"-level hold tr., *1, Fig. 4	50		500	kohm
	R _{IN2B}	V _{SS2} =-2.9V, input mode, "L"-level tr., *1, Fig. 4	200		2000	kohm
	R _{IN3}	V _{SS2} =-2.9V, TEST1, 2, RES	10		300	kohm
"H"-Level Output Voltage	V _{OH1}	V _{SS2} =-2.9V, I _{OH} =-0.4μA, SEGOUT	-0.2			V
"L"-Level Output Voltage	V _{OL1}	V _{SS2} =-2.9V, I _{OL} =0.4μA, SEGOUT			V _{SS2} +0.2	V
"H"-Level Output Voltage	V _{OH2}	V _{SS2} =-2.9V, I _{OH} =-4μA, COM1-3	-0.2			V
"M"-Level Output Voltage	V _{OM}	V _{SS2} =-2.9V, I _{OH} =-4μA, I _{OL} =4μA, COM1-3	V _{SS2} /2-0.2		V _{SS2} /2+0.2	V
"L"-Level Output Voltage	V _{OL2}	V _{SS2} =-2.9V, I _{OL} =4μA, COM1-3			V _{SS2} +0.2	V
"H"-Level Output Voltage	V _{OH3}	V _{SS2} =-2.4V, I _{OH} =-250μA, ALM, LIGHT, CNT1, CNT2	-0.65			V
"L"-Level Output Voltage	V _{OL3}	V _{SS2} =-2.4V, I _{OL} =250μA, ALM, LIGHT, CNT1, CNT2			V _{SS2} +0.65	V

Continued on next page.

Continued from preceding page.

			min	typ	max	unit
"H"-Level Output Voltage	V _{OH4}	V _{SS2} =-2.9V, I _{OH} =-40μA, M1-4, P1-4 (M1-4, P1-4: Output mode)	-0.4			V
"L"-Level Output Voltage	V _{OL4}	V _{SS2} =-2.9V, I _{OL} =40μA, M1-4, P1-4 (M1-4, P1-4: Output mode)		V _{SS2} +0.4		V
"H"-Level Output Voltage	V _{OH6}	V _{SS2} =-2.4V, I _{OH} =-10μA Segment (output) port PAD No. 14 to 22, 57 to 64		-1	-0.3	V
"L"-Level Output Voltage	V _{OL6}	V _{SS2} =-2.4V, I _{OL} =40μA QIP80 pin No. 3 to 11, 43 to 50		V _{SS2} +0.3	V _{SS2} +1	V
"H"-Level Output Voltage	V _{OH7}	V _{SS2} =-2.4V, I _{OH} =-5μA Segment (output) port PAD No. 23 to 34,		-1	-0.3	V
"L"-Level Output Voltage	V _{OL7}	V _{SS2} =-2.4V, I _{OL} =20μA 65 to 77 QIP80 pin No. 12 to 23, 51 to 63		V _{SS2} +0.3	V _{SS2} +1	V
"H"-Level Output Voltage	V _{OH6}	V _{SS2} =-2.4V, I _{OH} =-10μA Segment PAD No. 14 to 22, 57 to 64		-1	-0.3	V
Output OFF Leakage Current	I _{OFF}	V _{SS2} =-2.6V, V _{OUT} =V _{SS2} QIP80 pin No. 3 to 11, 43 to 50			1	μA
Output Voltage (halver)	V _{SS1}	V _{SS2} =-2.9V, C ₁ =C ₂ =0.1μF, f _{opg} =32.768kHz			-1.35	V
Current Dissipation	I _{DD1}	V _{SS2} =-2.9V, standard watch/clock operation, C ₁ =C ₂ =0.1μF, C _o =C _g =20pF, C _l =25kohm, Fig. 5		5.0		μA
Oscillation Start Voltage	V _{stt}	V _{SS1} =V _{SS2} , C _o =C _g =20pF, C _l =25kohm, Fig. 6	-2.2			V
Oscillation Hold Voltage	V _{HOLD}	V _{BAK} =V _{SS2} , C _o =C _g =20pF, C _l =25kohm, Fig. 6			-2.0	V
Oscillation Start Time	t _{stt}	V _{SS1} =V _{SS2} =-2.9V, C _o =C _g =20pF, C _l =25kohm, Fig. 6			10	sec
Oscillation Correction Capacitance	10P	External pin	8	10	12	pF
	20P	OSCOUT	16	20	24	pF

Operation from Ag Battery [1/3 bias, 1/3 duty]**Absolute Maximum Ratings at Ta=25±2°C, V_{DD}=0V**

			unit	
Maximum Supply Voltage	V _{SS1}		-4.0 to +0.3	V
	V _{SS2}		-4.0 to +0.3	V
	V _{SS3}		-5.5 to +0.3	V
Maximum Input Voltage	V _{IN1}	S1-4, M1-4, K1-4, P1-4, TEST1-3, 10P, OSCIN, INT, RES (M1-4, P1-4: Input mode)	V _{SS1} -0.3 to 0.3	V
Maximum Output Voltage	V _{OUT1}	TEST3, CUP2, OSCOUT, ALARM, LIGHT, CNT1, CNT2, M1-4, P1-4 (M1-4, P1-4: Output mode)	V _{SS1} -0.3 to 0.3	V
	V _{OUT2}	SEGOUT, COM1, COM2, COM3, CUP1	V _{SS3} -0.3 to 0.3	V
Operating Temperature	T _{opg}		-20 to +65	°C
Storage Temperature	T _{stg}		-30 to +125	°C

Allowable Operating Conditions at Ta=25±2°C, V_{DD}=0V

			min	typ	max	unit
Supply Voltage	V _{SS1}		-1.85	-1.30		V
	V _{SS2}		-3.3	-2.4		V
	V _{SS3}		-4.95	-3.7		V
"H"-Level Input Voltage	V _{IH}	S1-4, M1-4, K1-4, P1-4, INT, RES (M1-4, P1-4: Input mode)	-0.2	0		V
"L"-Level Input Voltage	V _{IL}	" "			V _{SS1} +0.2	V
Operating Frequency	f _{opg}	Ta=-20 to +65°C	32	33		kHz

LC5800

Electrical Characteristics at $T_a=25\pm2^\circ C$, $V_{DD}=0V$

		min	typ	max	unit
Input Resistance	RIN1A VSS1=-1.55V, $V_{IL}=VSS1+0.2V$, "L"-level hold tr., *1, Fig. 7	50		500	kohm
	RIN1B VSS1=-1.55V, "L"-level pull-in tr., *1, Fig. 7	200		2000	kohm
	RIN2A VSS1=-1.55V, $V_{IL}=VSS1+0.2V$, input mode, "L"-level hold tr., *2, Fig. 7	50		500	kohm
	RIN2B VSS1=-1.55V, input mode, "L"-level pull-in tr., *2, Fig. 7	200		2000	kohm
	RIN3 VSS1=-1.55V, TEST1, 2, RES	10		300	kohm
"H"-Level Output Voltage	VOH1 VSS1=-1.55V, $I_{OH}=-0.4\mu A$, SEGOUT	-0.2			V
"M1"-Level Output Voltage	VOM1-1/VSS1=-1.55V, $I_{OH}=-0.4\mu A$,	VSS1-0.2		VSS1+0.2	V
"M2"-Level Output Voltage	VOM2-1/IOL=0.4μA, SEGOUT	VSS2-0.2		VSS2+0.2	V
"L"-Level Output Voltage	VOL1 VSS1=-1.55V, $I_{OL}=-0.4\mu A$, SEGOUT	VSS3-0.2		VSS3+0.2	V
"H"-Level Output Voltage	VOH2 VSS1=-1.55V, $I_{OH}=-4\mu A$, COM1, COM2, COM3	-0.2			V
"M1"-Level Output Voltage	VOM1-2/VSS1=-1.55V, $I_{OL}=4\mu A$,	VSS1-0.2		VSS1+0.2	V
"M2"-Level Output Voltage	VOM2-2/ $I_{OH}=-4\mu A$, COM1, COM2, COM3	VSS2-0.2		VSS2+0.2	V
"L"-Level Output Voltage	VOL2 VSS1=-1.55V, $I_{OL}=4\mu A$, COM1-3	VSS3-0.2		VSS3+0.2	V
"H"-Level Output Voltage	VOH3 VSS1=-1.35V, $I_{OH}=-250\mu A$, ALM, LIGHT, CNT1, CNT2	-0.65			V
"L"-Level Output Voltage	VOL3 VSS1=-1.35V, $I_{OL}=250\mu A$, ALM, LIGHT, CNT1, CNT2	VSS1+0.65			V
"H"-Level Output Voltage	VOH4 VSS1=-1.55V, $I_{OH}=-20\mu A$, M1-4, P1-4 (M1-4, P1-4: Output mode)	-0.2			V
"L"-Level Output Voltage	VOL4 VSS1=-1.55V, $I_{OL}=20\mu A$, (M1-4, P1-4: Output mode)	VSS1+0.2			V
Output Voltage	VSS2 (VSS1=-1.35V, C1 to C3=0.1μF, fopg=32.768kHz, Fig. 8)			-2.5	V
	VSS3 (VSS1=-1.35V, standard watch/clock operation, C1 to C3=0.1μF, Co=Cg=20pF, Cl=25kohm, Fig. 8)			-3.75	V
Current Dissipation	I _{DD1} VSS1=-1.55V, standard watch/clock operation, C1 to C3=0.1μF, Co=Cg=20pF, Cl=25kohm, Fig. 8	3.5			μA
Oscillation Start Voltage	V _{STT} Co=Cg=20pF, Cl=25kohm, Fig. 9	-1.35			V
Oscillation Hold Voltage	V _{HOLD} V _{BAK} =VSS1, Co=Cg=20pF, Cl=25kohm, Fig. 8	-1.65		-1.30	V
Oscillation Start Time	t _{STT} VSS1=-1.35V, Co=Cg=20pF, Cl=25kohm, Fig. 9			10	sec
Oscillation Correction	10P External pin	8	10	12	pF
Capacitance	20P OSCOUT	16	20	24	pF

Operating from Li Battery [1/3 bias, 1/3 duty]

Absolute Maximum Ratings at $T_a=25\pm2^\circ C$, $V_{DD}=0V$

			unit
Maximum Supply Voltage	V _{SS1} V _{BAK} =V _{SS1} or V _{SS2}	-4.0 to +0.3	V
	V _{SS2} V _{BAK} =V _{SS1} or V _{SS2}	-4.0 to +0.3	V
	V _{SS3} V _{BAK} =V _{SS1} or V _{SS2}	-5.5 to +0.3	V
Maximum Input Voltage	V _{IN1} 10P OSCIN, TEST3	V _{BAK} -0.3 to 0.3	V
	V _{IN2} S1-4, M1-4, K1-4, P1-4, TEST1, TEST2, INT, RES (M1-4, P1-4: Input mode)	V _{SS2} -0.3 to 0.3	V
Maximum Output Voltage	V _{OUT1} TEST3, OSCOUT	V _{BAK} -0.3 to 0.3	V
	V _{OUT2} ALARM, LIGHT, CNT1, CNT2, M1-4, P1-4, CUP2 (M1-4, P1-4: Output mode)	V _{SS2} -0.3 to 0.3	V
	V _{OUT3} SEGOUT 1-64, COM1 to COM3, CUP1	V _{SS3} -0.3 to 0.3	V
Operating Temperature	T _{opg}	-20 to +65	°C
Storage Temperature	T _{stg}	-30 to +125	°C

Allowable Operating Conditions at $T_a=25\pm2^\circ C$, $V_{DD}=0V$,

			min	typ	max	unit	
Supply Voltage	V_{BAK}		-3.6		-1.3	V	
	V_{SS2}		-3.6		-2.0	V	
	V_{SS3}	$V_{SS3} \cong V_{SS2} + V_{SS1}$	-5.0		-3.9	V	
"H"-Level Input Voltage	V_{IH}	$S1-4, M1-4, K1-4, P1-4, INT, RES$ (M1-4, P1-4: Input mode)	-0.4		0	V	
"L"-Level Input Voltage	V_{IL}	" "					
Operating Frequency	f _{opg}	$T_a=-20$ to $+65^\circ C$					
Electrical Characteristics at $T_a=25\pm2^\circ C$, $V_{DD}=0V$							
Input Resistance	R_{IN1A}	$V_{SS2}=-2.9V, V_{IL}=V_{SS2}+0.4V$, "L"-level hold tr., *1, Fig. 10	50		500	kohm	
	R_{IN1B}	$V_{SS2}=-2.9V$, "L"-level pull-in tr., *1, Fig. 10	200		2000	kohm	
	R_{IN2A}	$V_{SS2}=-2.9V, V_{IL}=V_{SS2}+0.4V$, input mode, "L"-level hold tr., *2, Fig. 10	50		500	kohm	
	R_{IN2B}	$V_{SS2}=-2.9V$, input mode, "L"-level pull-in tr., *2, Fig. 10	200		2000	kohm	
	R_{IN3}	$V_{SS2}=-2.9V$, TEST1, 2, RES	10		300	kohm	
"H"-Level Output Voltage	V_{OH1}	$V_{SS2}=-2.9V, I_{OH}=-0.4\mu A$, SEGOUT	-0.2			V	
"M1"-Level Output Voltage	V_{OM1-1}	$V_{SS2}=-2.9V, I_{OH}=-0.4\mu A$	$1/2V_{SS2}-0.2$		$1/2V_{SS2}+0.2$	V	
"M2"-Level Output Voltage	V_{OM2-1}	$I_{OL}=0.4\mu A$, SEGOUT	$V_{SS2}-0.2$		$V_{SS2}+0.2$	V	
"L"-Level Output Voltage	V_{OL1}	$V_{SS2}=-2.9V, I_{OL}=0.4\mu A$, SEGOUT			$V_{SS3}+0.2$	V	
"H"-Level Output Voltage	V_{OH2}	$V_{SS2}=-2.9V, I_{OH}=-4\mu A$, COM1-3	-0.2			V	
"M1"-Level Output Voltage	V_{OM1-2}	$V_{SS2}=-2.9V, I_{OH}=-4\mu A$	$1/2V_{SS2}-0.2$		$1/2V_{SS2}+0.2$	V	
"M2"-Level Output Voltage	V_{OM2-2}	$I_{OL}=4\mu A$, COM1, COM2, COM3	$V_{SS2}-0.2$		$V_{SS2}+0.2$	V	
"L"-Level Output Voltage	V_{OL2}	$V_{SS2}=-2.9V, I_{OL}=4\mu A$, COM1-3			$V_{SS3}+0.2$	V	
"H"-Level Output Voltage	V_{OH3}	$V_{SS2}=-2.4V, I_{OH}=-250\mu A$, ALM, CNT1, CNT2	-0.65			V	
"L"-Level Output Voltage	V_{OL3}	$V_{SS2}=-2.4V, I_{OL}=250\mu A$, ALM, CNT1, CNT2			$V_{SS}+0.65$	V	
"H"-Level Output Voltage	V_{OH4}	$V_{SS2}=-2.4V, I_{OH}=-150\mu A$, LIGHT	-1.5			V	
"L"-Level Output Voltage	V_{OL4}	$V_{SS2}=-2.4V, I_{OL}=150\mu A$, LIGHT			$V_{SS2}+1.5$	V	
"H"-Level Output Voltage	V_{OH5}	$V_{SS2}=-2.9V, I_{OH}=-40\mu A$, M1-4, P1-4 (M1-4, P1-4: Output mode)	-0.4			V	
"L"-Level Output Voltage	V_{OL5}	$V_{SS2}=-2.9V, I_{OL}=40\mu A$, M1-4, P1-4 (M1-4, P1-4: Output mode)			$V_{SS2}+0.4$	V	
"H"-Level Output Voltage	V_{OH6}	$V_{SS2}=-2.4V, I_{OH}=-10\mu A$	Segment (output) PAD No. 14 to 22,	-1	-0.3	V	
"L"-Level Output Voltage	V_{OL6}	$V_{SS2}=-2.4V, I_{OL}=40\mu A$	67 to 64 QIP80 pin No. 3 to 11, 43 to 50		$V_{SS2}+0.3$	$V_{SS2}+1$	V
"H"-Level Output Voltage	V_{OH7}	$V_{SS2}=-2.4V, I_{OH}=-5\mu A$	Segment (output) PAD No. 23 to 34,	-1	-0.3	V	
"L"-Level Output Voltage	V_{OL7}	$V_{SS2}=-2.4V, I_{OL}=20\mu A$	65 to 77 QIP80 pin No. 12 to 23, 51 to 63		$V_{SS2}+0.3$	$V_{SS2}+1$	V
"H"-Level Output Voltage	V_{OH8}	$V_{SS2}=-2.4V, I_{OH}=-10\mu A$	Segment PAD No. 14 to 22,	-1	-0.3	V	
Output OFF Leakage Current	I_{OFF}	$V_{SS2}=-2.6V, V_{OUT}=V_{SS2}$	57 to 64 QIP80 pin No. 3 to 11, 43 to 50		1	μA	
Output Voltage	V_{SS1}	$(V_{SS2}=-2.9V, C1 to C4=0.1\mu F)$			-1.35	V	
	V_{SS3}	$(f_{opg}=32.768kHz, Fig. 11)$			-4.1	V	
Current Dissipation	I_{DD1}	$V_{SS2}=-2.9V$, standard watch/clock operation, $C1 to C4=0.1\mu F, C_o=C_g=20pF, C_l=250kohm$, Fig. 11		2.0		μA	
Oscillation Start Voltage	V_{stt}	$V_{SS1}=V_{SS2}, C_o=C_g=20pF$, $C_l=250kohm$, Fig. 12		-1.35		V	

Continued on next page.

Continued from preceding page.

			min	typ	max	unit
Oscillation Hold Voltage	V _{HOLD} V _{BAK} =V _{SS1} =V _{SS2} /2, C _o =C _g =20pF, C _i =250kohm, Fig. 11				-2.6	V
Oscillation Start Time	t _{stt} V _{SS2} =-2.9V, V _{SS1} =V _{SS2} , C _o =C _g =20pF, C _i =25kohm, Fig. 12				10	sec
Oscillation Correction Capacitance	10P External pin 20P OSCOUT	8 16	10 20	12 24	pF pF	
Operation from EXTV [1/3 bias, 1/3 duty]						
Absolute Maximum Ratings at Ta=25±2°C, VDD=0V						
Maximum Supply Voltage	V _{SS1}		-4.0 to +0.3			V
	V _{SS2}		-4.0 to +0.3			V
	V _{SS3}		-5.5 to +0.3			V
Maximum Input Voltage	V _{IN1} 10P, OSCIN, TEST3		V _{SS1} -0.3 to 0.3			V
	V _{IN2} S1-4, M1-4, K1-4, P1-4, TEST1, 2, INT, RES (M1-4, P1-4: Input mode)		V _{SS1} -0.3 to 0.3			V
Maximum Output Voltage	V _{OUT1} TEST3, OSCOUT		V _{SS1} -0.3 to 0.3			V
	V _{OUT2} ALRM, LIGHT, CNT1, CNT2, M1-4, P1-4, CUP2 (M1-4, P1-4: Output mode)		V _{SS2} -0.3 to 0.3			V
	V _{OUT3} SEGOUT1-64, COM1 to COM3, CUP1		V _{SS3} -0.3 to 0.3			V
Operating Temperature	T _{opg}		-20 to +65			°C
Storage Temperature	T _{stg}		-30 to +125			°C
Allowable Operating Conditions at Ta=25±2°C, VDD=0V						
Supply Voltage	V _{SS1}	min	-3.6	typ	-1.3	V
	V _{SS2}		-3.6		-2.0	V
	V _{SS3} V _{SS3} =V _{SS2} +V _{SS1}		-5.0		-3.9	V
"H"-Level Input Voltage	V _{IH} S1-4, M1-4, K1-4, INT, RES (M1-4, P1-4: Input mode)		-0.4		0	V
"L"-Level Input Voltage	V _{IL}		V _{SS2}		V _{SS2} +0.4	V
Operating Frequency	f _{opg} Ta= -20 to +85 °C	32		33		kHz
Electrical Characteristics at Ta=25±2°C, VDD=0V						
Input Resistance	R _{IN1A} V _{SS2} =-2.9V, V _{IL} =V _{SS2} +0.4V, "L"-level hold tr., *1, Fig. 10	50			500	kohm
	R _{IN1B} V _{SS2} =-2.9V, "L"-level pull-in tr., *1, Fig. 10	200			2000	kohm
	R _{IN2A} V _{SS2} =-2.9V, V _{IL} =V _{SS2} +0.4V, input mode, "L"-level hold tr., *2, Fig. 10	50			600	kohm
	R _{IN2B} V _{SS2} =-2.9V, input mode, "L"-level pull-in tr., *2, Fig. 10	200			2000	kohm
	R _{IN3} V _{SS2} =-2.9V, TEST1, 2, RES		10		300	kohm
"H"-Level Output Voltage	V _{OH1} V _{SS2} =-2.9V, I _{OH} =-0.4μA, SEGOUT		-0.2			V
"M1"-Level Output Voltage	V _{OM1-1} V _{SS2} =-2.9V, I _{OH} =-0.4μA,	1/2V _{SS2} -0.2			1/2V _{SS2} +0.2	V
"M2"-Level Output Voltage	V _{OM2-1} I _{OL} =0.4μA, SEGOUT	V _{SS2} -0.2			V _{SS2} +0.2	V
"L"-Level Output Voltage	V _{OL1} V _{SS2} =-2.9V, I _{OL} =0.4μA, SEGOUT				V _{SS3} +0.2	V
"H"-Level Output Voltage	V _{OH2} V _{SS2} =-2.9V, I _{OH} =-4μA, COM1, COM2, COM3		-0.2			V
"M1"-Level Output Voltage	V _{OM1-2} V _{SS2} =-2.9V, I _{OH} =-4μA,	1/2V _{SS2} -0.2			1/2V _{SS2} +0.2	V
"M2"-Level Output Voltage	V _{OM2-2} I _{OL} =4μA, COM1, COM2, COM3	V _{SS2} -0.2			V _{SS2} +0.2	V
"L"-Level Output Voltage	V _{OL2} V _{SS2} =-2.9V, I _{OL} =4μA, COM1, COM2, COM3				V _{SS2} +0.2	V
"H"-Level Output Voltage	V _{OH3} V _{SS2} =-2.4V, I _{OH} =-250μA, ALM, LIGHT, CNT1, CNT2		-0.65			V
"L"-Level Output Voltage	V _{OL3} V _{SS2} =-2.4V, I _{OL} =250μA, ALM, LIGHT, CNT1, CNT2				V _{SS2} +0.65	V
"H"-Level Output Voltage	V _{OH4} V _{SS2} =-2.9V, I _{OH} =-40μA, M1-4, P1-4 (M1-4, P1-4: Output mode)		-0.4			V
"L"-Level Output Voltage	V _{OL4} V _{SS2} =-2.9V, I _{OL} =40μA, M1-4, P1-4 (M1-4, P1-4: Output mode)				V _{SS2} +0.4	V

Continued on next page.

Continued from preceding page.

				min	typ	max	unit
"H"-Level Output Voltage	V _{OH6}	V _{SS2} =-2.4V, I _{OH} =-10μA	Segment PAD No. 14 to 22, 57 to 64	-1	-0.3		V
"L"-Level Output Voltage	V _{OL6}	V _{SS2} =-2.4V, I _{OL} =40μA	QIP80 pin No. 3 to 11, 43 to 50	V _{SS2} +0.3	V _{SS2} +1		V
"H"-Level Output Voltage	V _{OH7}	V _{SS2} =-2.4V, I _{OH} =-5μA	Segment (output) port PAD No. 23 to 34, 65 to 77	-1	-0.3		V
"L"-Level Output Voltage	V _{OL7}	V _{SS2} =-2.4V, I _{OL} =20μA	QIP80 pin No. 12 to 23, 51 to 63	V _{SS2} +0.3	V _{SS2} +1		V
"H"-Level Output Voltage	V _{OH6}	V _{SS2} =-2.4V, I _{OH} =-10μA	Segment PAD No. 14 to 22, 57 to 64	-1	-0.3		V
Output OFF Leakage Current	I _{OFF}	V _{SS2} =-2.6V, V _{OUT} =V _{SS2}	QIP80 pin No. 3 to 11, 43 to 50	1		1	μA
Output Voltage	V _{SS1}	V _{SS2} =-2.9V, C ₁ to C ₄ =0.1μF, f _{osc} =32.768kHz, Fig. 11				-1.35	V
Current Dissipation	I _{DD1}	V _{SS2} =-2.9V, standard watch/clock operation C ₁ to C ₄ =0.1μF, C ₀ =C _g =20pF, C ₁ =250kohm, Fig. 11		5.0		4.1	V
Oscillation Start Voltage	V _{tst}	V _{SS1} =V _{SS2} , C ₀ =C _g =20pF, C ₁ =25kohm, Fig. 12		-2.2			V
Oscillation Hold Voltage	V _{HOLD}	V _{BAK} =V _{SS2} , C ₀ =C _g =20pF, C ₁ =25kohm, Fig. 11				-2.0	V
Oscillation Start Time	t _{tst}	V _{SS2} =-2.9V, V _{SS1} =V _{SS2} , C ₀ =C _g =20pF, C ₁ =25kohm, Fig. 12				10	sec
Oscillation Correction Capacitance	10P	External pin		8	10	12	pF
	20P	OSCOUT		18	20	24	pF

*1 S1·S2·S3·S4·INT·K1·K2·K3·K4

*2 M1·M2·M3·M4·P1·P2·P3·P4




Fig. 1 Input configuration of S1-4, M1-4, K1-4, P1-4, INT




Fig. 7 Input configuration of S1-4, M1-4, K1-4, P1-4, INT




Fig. 2 Output voltage, current dissipation, oscillation hold voltage test circuit




Fig. 8 Output voltage, current dissipation, oscillation hold voltage test circuit




Fig. 3 Oscillation start voltage, oscillation start time, frequency stability test circuit




Fig. 9 Oscillation start voltage, oscillation start time, frequency stability test circuit




Fig. 4 Input configuration of S1-4, M1-4, K1-4, P1-4, INT




Fig. 10 Input configuration of S1-4, M1-4, K1-4, P1-4, INT




Fig. 5 Output voltage, current dissipation, oscillation hold voltage test circuit




Fig. 11 Output voltage, current dissipation, oscillation hold voltage test circuit




Fig. 6 Oscillation start voltage, oscillation start time, frequency stability test circuit




Fig. 12 Oscillation start voltage, oscillation start time, frequency stability test circuit




Fig. 13 Input configuration
S1-4, M1-4, K1-4, P1~4, INT




Fig. 15 Oscillation start voltage,
oscillation start time, frequency
stability test circuit




Fig. 14 Output voltage, current dissipation,
oscillation hold voltage test circuit

The application circuit diagrams and circuit constants herein are included as an example, and provide no guarantee for designing equipment to be mass-produced.
The information herein is believed to be accurate and reliable. However, no responsibility is assumed by SANYO for its use; nor for any infringements of patents or other rights of third parties which may result from its use.

DISCONTINUED PRODUCTION

INSTRUCTION SET OF LC5800

Summary of LC5800 Instructions

Symbol	Description	Symbol	Description
AC	: Accumulator	HOF	: Halt request flag
ACn	: Accumulator-bit n	HEFn	: Halt release enable flag
CF	: Carry flag	HRFn	: Halt release request flag
DP	: Data pointer	CC	: Chrono counter
DPF	: Data pointer flag	LSF	: Lap sample flag
SP	: Strobo pointer	LPF	: Lap mode flag
PC	: Program counter	CSTF	: Chrono start flag
[P()]	: Contents of port ()	CMF	: Chrono mode flag
Rx	: Memory of address x	CDF	: Chrono data decoder flag
Rxn	: Memory-bit n of address x	TM	: Timer
IEFn	: Interrupt enable flag n	L	: LCD latch
WRFn	: Working register n	()	: Contents
E/S F	: Interrupt/switch select flag	↑	: Transfer direction, result
BCF	: Backup flag	Λ	: AND
SCFn	: Start condition flag n	∨	: OR
PDF	: Pull-down flag	▽	: Exclusive OR

Instruction Category	Mnemonic	Instruction code								Function	Description	Status flag to be affected	
		D15	D14	D13	D12	D11	D10	D9	D8				
		D7	D6	D5	D4	D3	D2	D1	D0				
		0	1	0	1	1	0	1	0	AC = 0	The AC contents are cleared.		
Accumulator instructions, memory memorandum	RCF	Reset CF	1	1	1	0	1	1	0	0	CF = 0	The CF contents are cleared.	CF
	SCF	Set CF	1	1	1	0	1	0	0	0	CF = 1	The CF is set.	CF
	MRW Y, X	Move Rx to Working Register Ry	0	1	1	0	0	0	Y2	Y1	AC, BY = (Rx)	The memory (Rx) contents are loaded to the AC and working register (Ry).	
	MWR X, Y	Move Working Register Ry to Rx	0	1	1	0	0	1	Y2	Y1	AC, Rx = (Ry)	The working register (Ry) contents are loaded to the AC and memory (Rx).	
	SRO X	Shift Right Rx & MSB=0	0	1	1	0	1	0	0	0	Rxn, ACn = (Rxn+1)	The memory (Rx) contents are shifted right and D is loaded to the MSB. The same contents are loaded to the AC.	
	SRX X	Shift Right Rx & MSB=1	0	1	1	1	0	1	0	0	Rxn, ACn = (Rxn+1)	The memory (Rx) contents are shifted right and 1 is loaded to the MSB. The same contents are loaded to the AC.	
	SLD X	Shift Left Rx & LSB=0	0	1	1	0	1	0	1	0	Rxn, ACn = (Rxn-1)	The memory (Rx) contents are shifted left and 0 is loaded to the LSB. The same contents are loaded to the AC.	
	SLIX X	Shift Left Rx & LSB=1	0	1	1	0	1	0	1	1	Rx0, ACn = (Rxn-1)	The memory (Rx) contents are shifted left and 1 is loaded to the LSB. The same contents are loaded to the AC.	
	RAR X	Rotate Right Rx	0	1	1	0	1	1	0	0	Rxn, ACn = (Rxn+1)	The memory (Rx) contents are rotated right. The same contents are loaded to the AC.	
	RAL X	Rotate Left Rx	0	1	1	0	1	1	0	0	Rxn, ACn = (Rxn-1)	The memory (Rx) contents are rotated left. The same contents are loaded to the AC.	
Accumulator instructions, memory memorandum	MAF X	Move CF & WRF to AC & Rx	0	1	1	1	0	1	0	0	AC, Rx = (CF, WRF)	The CF, WRF contents are loaded to the AC and memory (Rx).	
	MRA X	Move Rx to CF & WRF	0	X6	X5	X4	X3	X2	X1	X0	AC, Rx bit	Contents	
			0	0	0	0	1	1	1	1	3	CF	
				1	X6	X5	X4	X3	X2	X1	2	-----	
											1	WRF2	
											0	WRF1	
Operation instructions	ADC X	Add AC to Rx with CF	0	1	0	0	0	0	0	0	AC = (Rx)+[AC] +{CF}	The memory (Rx), AC, CF contents are binary-added and the result is loaded to the AC.	CF
	ADC* X	Add AC to Rx with CF	0	1	0	0	0	0	0	1	AC, Rx = (Rx)+{AC} +{CF}	The memory (Rx), AC, CF contents are binary-added and the result is loaded to the AC, Rx.	CF
	SBC X	Subtract AC from Rx with CF	0	1	0	0	0	0	1	0	AC, = (Rx)-[AC] +{CF}	The AC, CF contents are binary-subtracted from the memory (Rx) contents and the result is placed in the AC.	CF
	SBC* X	Subtract AC from Rx with CF	0	1	0	0	0	0	1	1	AC = (Rx)-{AC} +{CF}	The AC, CF contents are binary-subtracted from the memory (Rx) contents and the result is placed in the AC, Rx.	CF

LC5800

Instruction group	Mnemonic	Instruction code								Function	Description	Status flag to be affected	
		D15	D14	D13	D12	D11	D10	D9	D8				
		D7	D6	D5	D4	D3	D2	D1	D0				
	ADD X	Add AC to Rx	0	1	0	0	0	1	0	0	AC \leftarrow [Rx]+(AC)	The memory [Rx], AC contents are binary-added and the result is loaded to the AC.	CF
	ADD* X	Add AC to Rx	0	1	0	0	0	1	0	1	AC, Rx \leftarrow [Rx]+(AC)	The memory [Rx], AC contents are binary-added and the result is loaded to the AC, Rx.	CF
	SUB X	Subtract AC from Rx	0	1	0	0	0	1	1	0	AC \leftarrow [Rx]+(AC)+1	The AC contents are binary subtracted from the memory [Rx] contents and the result is placed in the AC, Rx.	CE
	SUB* X	Subtract AC from Rx	0	1	0	0	0	1	1	1	AC, Rx \leftarrow [Rx]+(AC)+1	The AC contents are binary subtracted from the memory [Rx] contents and the result is placed in the AC, Rx.	CF
	ADN X	Add AC to Rx	0	1	0	0	1	0	0	0	AC \leftarrow [Rx]+(AC)	The memory [Rx], AC contents are binary-added and the result is loaded to the AC.	
	ADN* X	Add AC to Rx	0	1	0	0	1	0	0	1	AC, Rx \leftarrow [Rx]+(AC)	The memory [Rx], AC contents are binary-added and the result is loaded to the AC, Rx.	
	AND X	And AC to Rx	0	1	0	0	1	0	1	0	AC \leftarrow [Rx] AND(AC)	The memory [Rx] contents and AC contents are ANDed and the result is loaded to the AC.	
	AND* X	And AC to Rx	0	1	0	0	1	0	1	1	AC, Rx \leftarrow [Rx] AND(AC)	The memory [Rx] contents and AC contents are ANDed and the result is loaded to the AC, Rx.	
	EOR X	Exclusive or AC to Rx	0	1	0	0	1	1	0	0	AC \leftarrow [Rx] XOR(AC)	The memory [Rx], AC contents are exclusive ORed and the result is loaded to the AC.	
	EOR* X	Exclusive or AC to Rx	0	1	0	0	1	1	0	1	AC, Rx \leftarrow [Rx] XOR(AC)	The memory [Rx], AC contents are exclusive ORed and the result is loaded to the AC, Rx.	
	OR X	OR AC to Rx	0	1	0	0	1	1	1	0	AC \leftarrow [Rx] OR(AC)	The memory [Rx], AC contents are ORed and the result is loaded to the AC.	
	OR* X	OR AC to Rx	0	1	0	0	1	1	1	1	AC, Rx \leftarrow [Rx] OR(AC)	The memory [Rx], AC contents are ORed and the result is loaded to the AC, Rx.	
	ADCI X, Y	Add Immediate data to Rx with CF	0	1	0	1	0	0	0	0	AC \leftarrow [Rx]+Y+CF	The memory [Rx] contents, Y, CF contents are binary-added and the result is loaded to the AC. The relation between absolute address of data memory [Rx] and X is as follows: Absolute address=XH+70H	CF
	ADCI* X, Y	Add Immediate data to Rx with CF	0	1	0	1	0	0	0	1	AC, Rx \leftarrow [Rx]+Y+CF	The memory [Rx] contents, Y are binary-added and the result is loaded to the AC, Rx.	CF
	SBCI X, Y	Subtract Immediate data & CF from Rx	0	1	0	1	0	0	1	0	AC \leftarrow [Rx]+Y+CF	Immediate data Y and the CF contents are binary subtracted from the memory [Rx] contents and the result is placed in the AC.	CF
	SBCI* X, Y	Subtract Immediate data & CF from Rx	0	1	0	1	0	0	1	1	AC, Rx \leftarrow [Rx]+Y+CF	Immediate data Y and the CF contents are binary subtracted from the memory [Rx] contents and the result is placed in the AC, Rx.	CF
	ADDI X, Y	Add Immediate data to Rx	0	1	0	1	0	1	0	0	AC \leftarrow [Rx]+Y	The memory [Rx] contents and Y are binary-added and the result is loaded to the AC, Rx.	CF
	ADDI* X, Y	Add Immediate data to Rx	0	1	0	1	0	1	0	1	AC, Rx \leftarrow [Rx]+Y	The memory [Rx] contents and Y are binary-added and the result is loaded to the AC, Rx.	CF
	SUBI X, Y	Subtract Immediate data from Rx	0	0	1	0	1	1	0	0	AC \leftarrow [Rx]+Y+1	Immediate data Y is binary subtracted from the memory [Rx] contents and the result is placed in the AC.	CF
	SUBI* X, Y	Subtract Immediate data from Rx	0	1	0	1	0	1	1	1	AC, Rx \leftarrow [Rx]+Y+1	Immediate data Y is binary subtracted from the memory [Rx] contents and the result is placed in the AC, Rx.	CF
	ADNI X, Y	Add Immediate data to Rx	0	1	0	1	1	0	0	0	AC \leftarrow [Rx]+Y	The memory [Rx] contents and Y are binary-added and the result is loaded to the AC.	
	ADNI* X, Y	Add Immediate data to Rx	0	1	0	1	1	0	0	1	AC, Rx \leftarrow [Rx]+Y	The memory [Rx] contents and Y are binary-added and the result is loaded to the AC, Rx.	

LC5800

Mnemonic		Instruction code	Function	Description	Status flag to be affected
Data manipulation instructions	ANDI X, Y	D ₁₅ D ₁₄ D ₁₃ D ₁₂ D ₁₁ D ₁₀ D ₉ D ₈ D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀	AC ← [Rx] & Y	The memory [Rx] contents and Y are ANDed and the result is loaded to the AC.	
	ANDI* X, Y	D ₁₅ D ₁₄ D ₁₃ D ₁₂ D ₁₁ D ₁₀ D ₉ D ₈ Y ₃ Y ₂ Y ₁ Y ₀ X ₃ X ₂ X ₁ X ₀	AC, Rx ← [Rx] & Y	The memory [Rx] contents and Y are ANDed and the result is loaded to the AC, Rx.	
	EORI X, Y	D ₁₅ D ₁₄ D ₁₃ D ₁₂ D ₁₁ D ₁₀ D ₉ D ₈ Y ₃ Y ₂ Y ₁ Y ₀ X ₃ X ₂ X ₁ X ₀	AC ← [Rx] ^ Y	The memory [Rx] contents and Y are exclusive-Orred and the result is loaded to the AC.	
	EORI* X, Y	D ₁₅ D ₁₄ D ₁₃ D ₁₂ D ₁₁ D ₁₀ D ₉ D ₈ Y ₃ Y ₂ Y ₁ Y ₀ X ₃ X ₂ X ₁ X ₀	AC, Rx ← [Rx] ^ Y	The memory [Rx] contents and Y are exclusive-Orred and the result is loaded to the AC, Rx.	
	ORI X, Y	D ₁₅ D ₁₄ D ₁₃ D ₁₂ D ₁₁ D ₁₀ D ₉ D ₈ Y ₃ Y ₂ Y ₁ Y ₀ X ₃ X ₂ X ₁ X ₀	AC ← [Rx] Y	The memory [Rx] contents and Y are ORed and the result is loaded to the AC.	
	ORI* X, Y	D ₁₅ D ₁₄ D ₁₃ D ₁₂ D ₁₁ D ₁₀ D ₉ D ₈ Y ₃ Y ₂ Y ₁ Y ₀ X ₃ X ₂ X ₁ X ₀	AC, Rx ← [Rx] Y	The memory [Rx] contents and Y are ORed and the result is loaded to the AC, Rx.	
	MDPL X	Moves DPL to Rx 0 1 1 1 0 1 1 1 0 X ₆ X ₅ X ₄ X ₃ X ₂ X ₁ X ₀	AC, Rx ← [DPL]	The DPL contents are loaded to the memory [Rx].	
	MDPH X	Moves DPH to Rx 0 1 1 1 0 1 1 0 1 X ₆ X ₅ X ₄ X ₃ X ₂ X ₁ X ₀	AC, Rx ← [DPH]	The DPH contents are loaded to the AC and memory [Rx].	
	MRDH X	Moves Rx to DPH 0 1 1 0 1 0 1 1 1 X ₆ X ₅ X ₄ X ₃ X ₂ X ₁ X ₀	DPH, AC ← [Rx]	The memory [Rx] contents are loaded to the AC and DPH. (If the DPF is set with X=00H to 8FH, the memory [Rx] contents are not loaded to the DPH.)	
	MRDL X	Moves Rx to DPL 0 1 1 0 1 0 0 1 1 X ₆ X ₅ X ₄ X ₃ X ₂ X ₁ X ₀	DPL, AC ← [Rx]	The memory [Rx] contents are loaded to the AC and DPL. (If the DPF is set with X=00H to 8FH, the memory [Rx] contents are not loaded to the DPL.)	
Data pointer and flag manipulation instructions	MRSB X	Moves Stroke Pointer 0 1 1 0 1 0 1 0 1 X ₆ X ₅ X ₄ X ₃ X ₂ X ₁ X ₀	SP, AC ← [Rx]	The memory [Rx] contents are loaded to the AC and SP.	
	SFI X	Set Flag 1 Group 1 1 1 0 1 0 X ₉ X ₈ X ₇ X ₆ X ₅ X ₄ X ₃ X ₂ X ₁ X ₀		The flag corresponding to the data specified with X ₉ to X ₀ is set.	CF DPF
		Data of X ₉ to X ₀ Instruction to be executed	X ₀ =1 SCF	X ₁ =1 SCEX	
		Data of X ₈ to X ₀ Instruction to be executed	X ₄ =1 SFPO	X ₅ =1 COMD1	
		X ₈ =1 X ₉ =1 Used for test.	X ₆ =1 COMO2	X ₇ =1 SDPF	
	RFI X	Reset Flag 1 Group 1 1 1 0 1 1 X ₉ X ₈ X ₇ X ₆ X ₅ X ₄ X ₃ X ₂ X ₁ X ₀		Each flag is reset corresponding to SF1.	CF DPF
	SF2 X	Set Flag 2 Group 1 1 1 0 0 0 X ₉ X ₈ X ₇ X ₆ X ₅ X ₄ X ₃ X ₂ X ₁ X ₀		The flag corresponding to the data specified with X ₈ to X ₀ is set.	
		Data of X ₈ to X ₀ Instruction to be executed	X ₀ =1 SOHF1	X ₁ =1 SCHF2	BCF CMF CDF PDF HQF
		Data of X ₉ to X ₀ Instruction to be executed	X ₈ =1 SPDF1	X ₇ =1 SPDF2	
		X ₉ =1 X ₈ =1 Used for test.	X ₆ =1 SPDF4	X ₅ =1 SPDFB	
	RF2 X	Reset Flag 2 Group 1 1 1 1 0 1 X ₉ X ₈ X ₇ X ₆ X ₅ X ₄ X ₃ X ₂ X ₁ X ₀		Each flag is reset corresponding to SF2.	
	SPFF	Set DPF 1 1 1 0 1 0 0 0 1 0 1 0 0 0 0 0	DPF ← 1 ≡SF1 BOH	The DPF is set. The memory address is specified with the DP. If the instruction code address is 70H to 7FH, the instruction code address prevails.	DPF
	RDPF	Reset DPF 1 1 1 0 1 1 0 0 1 0 0 0 0 0 0 0	DPF ← 0 ≡RF1 BOH	The DPF is reset.	

LC5800

Instruction code	Mnemonic	Instruction code										Function	Description	Status flag to be affected							
		D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0				
Load/store instructions	STAX	Store AC to Rx	0	1	1	1	0	1	1	1	1	X6	X5	X4	X3	X2	X1	X0	Rx ← (AC)	The AC contents are loaded to the memory (Rx).	
	LDS X, D	Load AC with Data & Store AC to Rx	0	1	1	1	1	D3	D2	D1	Dg	X6	X5	X4	X3	X2	X1	X0	AC, Rx ← D	Immediate data D is loaded to the AC, and memory (Rx).	
	LDA X	Load AC from Rx	0	1	1	0	1	0	0	0	1	X6	X5	X4	X3	X2	X1	X0	AC → (Rx)	The memory (Rx) contents are loaded to the AC.	
	HALT	HALT	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	The operation of CPU is stopped. The following 3 conditions cause the halt mode to be released. 1) An interrupt is accepted. 2) The signal change specified by the SSW instruction is applied to port S/K. 3) The halt release condition specified by the HALT instruction is met. When an interrupt is accepted to release the halt mode, the halt mode retains by executing the RETI instruction after completion of interrupt service.		
CPU control instructions	SSW X	Set Switch State	1	1	1	0	0	0	0	0	0	X6	X5	X4	X3	X2	X1	X0	This data specified by X causes the halt mode to be released. The signal change at port S/K is specified.		
	SIC X	Set/Reset Interrupt Enable Flag	1	1	1	1	1	0	1	X8	X7	X6	X5	X4	X3	X2	X1	X0	X0~X8	Operation	IEF0~3 HEF0~3 E/SF
			X0=1															X0=1	The IEF3 is set so that Interrupt 3 (overflow from the divider) is accepted.		
			X1=1															X1=1	The IEF2 is set so that Interrupt 2 (overflow from the CC) is accepted.		
			X2=1															X2=1	The IEF1 is set so that Interrupt 1 (underflow from the TM) is accepted.		
			X3=1															X3=1	The IEF0 is set so that Interrupt 0 (mode shown below) is accepted. 1) Signal change at port S specified by the SSW. 2) Signal change at port K specified by the SSW. 3) Fall signal change at external interrupt pin INT. Refer to the operation for X8=1 also.		
			X4=1															X4=1	The HEF3 is set so that overflow from the divider causes the halt mode to be released.		
			X5=1															X5=1	The HEF2 is set so that overflow from the CC causes the halt mode to be released.		
			X6=1															X6=1	The HEF1 is set so that underflow from the TM causes the halt mode to be released.		
			X7=1															X7=1	The HEF0 is set so that the halt mode is released when the fall signal change is applied to INT. In this case Xg must be 0.		
			X8=1															X8=1	For X0~7, port S/K is selected at X8=1 (E/SF set); INT is selected at X8=0 (E/SF reset). In the case of X7=1, Xg must be 1.		
	SIC[X]		1	1	1	1	1	1	1	0	0	0	0	X3	X2	X1	X0		Only X0 to X3 of the SIC instruction are significant. X4 to X8 remain unaffected.		

LC5800

Instruction No.	Mnemonic	Instruction code								Function	Description	Status flag to be affected	
		D16	D14	D13	D12	D11	D10	D9	D8				
D7	D6	D5	D4	D3	D2	D1	D0						
CPU control instructions	M8B X	Move SCF & BCF to AC & Rx	0	1	1	1	0	1	0	1	AC, Rx → SCF1~3 BCF	The SCF1 to 3 and BCF contents are loaded to the AC and memory (Rx).	
			1	X8	X5	X4	X3	X2	X1	X0		The AC contents and the meaning of bit after execution of this instruction are as follows: Bit 0 → BCF: "1" at the backup mode. Bit 1 → SCF1: "1" when the halt mode is released by the signal change at port K. Bit 2 → SCF2: "1" when the halt mode is released by the SCF4 to 7. Bit 3 → SCF3: "1" when the halt mode is released by the signal change at port S.	
SIC Instructions	MSC X	Move SCF to AC & Rx	0	1	1	1	0	1	1	0	AC, Rx → SCF4~7	The BCF4 to 7 contents are loaded to the AC and memory (Rx).	
			0	X8	X5	X4	X3	X2	X1	X0		The AC contents and the meaning of bit after execution of this instruction are as follows: Case where the corresponding bit is 1: Bit 0 → SCF4: The halt mode is released by overflow from the divider. Bit 1 → SCF5: The halt mode is released by overflow from the CC. Bit 2 → SCF6: The halt mode is released by underflow from TM. Bit 3 → SCF7: The halt mode is released by the signal change at port S.	
	NOP	No Operation	0	0	0	0	0	0	0	0			
	LON	Light ON	1	1	1	1	0	0	0	0	Set Light & HOF	The Light Out pin is made active and the halt request flag (HRO) is set to cause the halt mode to be entered.	HOF
	LOFF	Light OFF	1	1	1	1	0	1	0	0	Reset Light & HOF	The Light Out pin is made nonactive and the HRO is reset.	HOF
	SBAK	Set Back-up Mode	1	1	1	1	0	0	0	0		Vcc2 is applied to the logic unit at the Li battery power supply mode. The inverter size of the oscillator is approximately doubled at the Ag, Li battery, EXTV power supply mode.	BCF
	RBAK	Reset Back-up Mode	1	1	1	1	0	1	0	0	RSF2~4	The backup mode is released.	BCF
Chrono Instructions	MCD X	Move Chrono Counter Data to AC & Rx	0	1	1	1	0	1	0	0	AC, Rx → (0C)	The CC contents are loaded to the AC and memory (Rx).	
	MCF X	Move Chrono Flag to AC & Rx	1	X6	X5	X4	X3	X2	X1	X0	AC, Rx → OMF, CSTF	The contents of each flag are loaded to the AC and memory (Rx).	
	CCC	Clear CC	1	1	1	1	1	1	0	0	CC→0		
	RLP	Reset LRP	0	0	1	0	0	0	1	0	LSF→0		LSF
	CSP	Chrono Stop	1	1	1	1	1	1	0	0	LPF→0	The lap mode is released.	LPF
			1	0	0	0	0	0	0	PLC 040H			
			1	0	0	0	0	0	0	OSTF→0	1/100 second pulse is inhibited from being applied to the CC.	CSTF	

LC5800

Instruction Group	Mnemonic	Instruction code								Function	Description	Status flag to be affected			
		D15	D14	D13	D12	D11	D10	D9	D8						
		D7	D6	D5	D4	D3	D2	D1	D0						
Chrono Instructions	CST	Chrono Start	1	1	1	1	1	1	0	1	$\equiv \text{PLC 100H}$	1/100 second pulse is applied to the CC.	CMF / CDF		
	SCEX	Set CC External Input Mode	1	1	1	0	1	0	0	0		The CC input connected to X4 pin. Instead of 1/100 pulse, At the initial mode the CC input is connected to 1/100 pulse.			
	RCEX	Reset CC External Input Mode	1	1	1	0	1	1	0	0	$\equiv \text{RF1.2}$	The CC input is connected to 1/100 pulse.			
	SCHF X	Set Chrono Flag	1	1	1	1	0	0	0	0		The CMF and CDF are set. When the CMF is set, the chrono start/stop, stop/hold release modes can be controlled by the signal at Port S of the dedicated instruction. When the CDF is set, the data decoder is connected to the CC.			
	RCHF X	Reset Chrono Flag	1	1	1	1	0	1	0	0	$\equiv \text{RF2}$	The CMF and CDF are reset.			
	IPP X	Input Port P to AC & Rx	0	1	1	1	0	0	0	1	Rx, AC $\leftarrow [P(P)]$	The input data of input/output port P is loaded to the AC and memory (Rx).			
Input/Output Instructions	IPS X	Input Port S to AC & Rx	1	X6	X5	X4	X3	X2	X1	X0		Rx, AC $\leftarrow [P(S)]$	The input data at input port S is loaded to the AC and memory (Rx).		
	IPM X	Input Port M to AC & Rx	0	1	1	1	0	0	0	0	Rx, AC $\leftarrow [P(M)]$	The input data at input/output port M is loaded to the AC and memory (Rx).			
	IPK X	Input Port K to AC & Rx	1	X6	X5	X4	X3	X2	X1	X0	Rx, AC $\leftarrow [P(K)]$	The input data at input port K is loaded to the AC and memory (Rx).			
	OPX X	Output Rx to Port P	0	0	0	0	0	0	0	0	$[P(P)] \leftarrow Rx$	The memory (Rx) contents are loaded to input/output port P.			
	OPM X	Output Rx to Port M	0	X6	X5	X4	X3	X2	X1	X0	$[P(M)] \leftarrow Rx$	The memory (Rx) contents are loaded to input/output port M.			
	SCT1	Set CNT OUT 1	1	1	1	0	1	0	0	0	$\equiv \text{SF1.4}$	The CNT1 OUT pin is made active (ON).			
	RCT1	Reset CNT OUT 1	1	1	1	0	1	1	0	0		The CNT1 OUT pin is made nonactive (OFF).			
	SCT2	Set CNT OUT 2	1	1	1	1	0	0	1	0	$\equiv \text{SF2.200H}$	The CNT2 OUT pin is made active (ON).			
	RCT2	Reset CNT OUT 2	1	1	1	1	0	1	1	0	$\equiv \text{RF2.200H}$	The CNT2 OUT pin is made nonactive (OFF).			
	SLGT	Set Light	1	1	1	0	0	0	0	0	$\equiv \text{SF2.10H}$	The LIGHT OUT pin is made active (ON). (Refer to the LON instruction.)			
	RLGT	Reset Light	1	1	1	0	1	0	0	0	$\equiv \text{RF2.10H}$	The LIGHT OUT pin is made nonactive (OFF). (Refer to the LOFF instruction.)			
	SAS X	Set Alarm Sound	1	1	1	1	1	0	0	X8	The waveform specified by X8 to X0 is delivered at the Alarm Output.				
		X7	X6	X5	X4	X3	X2	X1	X0	X7-X0	X0=1	X1=1	X2=1	X3=1	X4=1
										Enable Signal	32Hz	16Hz	8Hz	4Hz	2Hz
										X7-X0	X5=1	X8X7=1	X8X7=1	X8X7=1	X8X7=1
										Enable Signal	1Hz	1kHz	2kHz	4kHz	DC
										At X8=1 the signal specified by X6-X7 is enabled.					

LC5800

Instruction group	Mnemonic	Instruction code								Function	Description	Status flag to be affected
		D16	D14	D13	D12	D11	D10	Dg	D8			
RAS	Reset Alarm Sound	1	1	1	1	1	0	0	0	≡SAS 0	The Alarm Out pin is made nonactive (OFF).	
COMD X	Change to Output Mode	1	1	1	0	1	0	0	0	≡One of SF1	Input/output port M or P is changed to the output mode. At the initial mode, the port is in the input mode. X ₀ , X ₂ , X ₃ correspond to port M, port P, port M, P respectively.	
CIMD X	Change to Input Mode	1	1	1	0	1	1	0	0	≡One of RI1	Input/output port M or P is changed to input port.	
SPDF X	Set PDF	1	1	1	1	0	0	0	X ₃	PDF → 1	The pull-down MOS transistor at the corresponding input port is turned ON.	PDF
		X ₂	X ₁	X ₀	0	0	0	0	0	≡One of SF2		
		X ₀	~X ₃					X ₀ =1	X ₁ =1	X ₂ =1	X ₃ =1	
								S	M	K, INT	P	
RPDF-X	Reset PDF	1	1	1	1	0	1	0	X ₃	PDF → 0		PDF
		X ₂	X ₁	X ₀	0	0	0	0	0	≡One of RE2		
SFSP	Set High Frequency	1	1	1	0	1	0	0	0	≡SF1 0	The 7ms chattering eliminator is connected to output port S, K.	
RFSP	Reset High Frequency	1	1	1	0	1	1	0	0	≡RF1 0	The 31ms chattering eliminator is connected to inputs port S, K. At the initial mode the RFSP mode is entered.	
WRT Y, X	Write Rx to LCD Latch (Ly)	0	0	0	0	Y ₄	Y ₃	Y ₂	Y ₁	Y=00H, 01H, 02H, 1FH causes a different instruction to occur. For input/output of the data decoder, refer to page 60.	The memory (Rx) contents are loaded to the LCD latch (Ly) through the data decoder. For DPF=1, X=00H to 0FH, the address of Rx is specified by DP; the address of Ly is specified by SP.	
WRB Y, X	Write Rx to LCD Latch (Ly)	0	0	0	1	Y ₄	Y ₃	Y ₂	Y ₁	Same as above.	Same as WRT X, Y. Output data "a" to "n" corresponding to input data of the data 0 decoder are all 0.	
WRG Y, X	Write Rx to LCD Latch (Ly)	0	0	1	0	Y ₄	Y ₃	Y ₂	Y ₁	For input/output of the data decoder, refer to page 60.	Same as WRT X, Y except input/output of the data decoder.	
WRP Y, X	Write Rx to LCD Latch (Ly)	0	0	1	1	Y ₄	Y ₃	Y ₂	Y ₁	For input/output of the data decoder, refer to page 60.	Same as WRT X, Y except input/output of the data decoder.	
JMP X	Jump	1	1	0	0	0	X ₁₀	X ₉	X ₈	PC10~PC0 → X10~X0	The data specified by X10 to X0 is loaded to the PC to produce an unconditional jump.	
BAB0 X	Branch on AC bit 0 High	1	0	0	0	0	X ₁₀	X ₉	X ₈	PC10~PC0 → X10~X0	If bit 0 of the AC is "1", a jump occurs. If "0", the PC is incremented +1.	
BAB1 X	Branch on AC bit 1 High	1	0	0	0	1	X ₁₀	X ₉	X ₈	PC10~PC0 → X10~X0	If bit 1 of the AC is "1", a jump occurs. If "0", the PC is incremented +1.	
BAB2 X	Branch on AC bit 2 High	1	0	0	1	0	X ₁₀	X ₉	X ₈	PC10~PC0 → X10~X0	If bit 2 of the AC is "1", a jump occurs. If "0", the PC is incremented +1.	
BAB3 X	Branch on AC bit 3 High	1	0	0	1	1	X ₁₀	X ₉	X ₈	PC10~PC0 → X10~X0	If bit 3 of the AC is "1", a jump occurs. If "0", the PC is incremented +1.	
BANZ X	Branch on AC not Zero	1	0	1	0	0	X ₁₀	X ₉	X ₈	PC10~PC0 → X10~X0	If the AC is not "0", a jump occurs. If "0", the PC is incremented +1.	
BAZ X	Branch on AC Zero	1	0	1	1	0	X ₁₀	X ₉	X ₈	PC10~PC0 → X10~X0	If the AC is "0", a jump occurs. If not "0", the PC is incremented +1.	

LC5800

Instruction group	Mnemonic	Instruction code								Function	Description	Status flag to be affected	
		D15	D14	D13	D12	D11	D10	D9	D8				
		D7	D6	D5	D4	D3	D2	D1	D0				
Jump instructions	BCNH X	Branch on CF not High	1	0	1	0	1	X10	X9	X8	PC10~PC0 → X10~X0 If CF=1	If the CF is "0", a jump occurs. If "1", the PC is incremented +1.	
	BCH X	Branch on CF High	1	0	1	1	1	X10	X9	X8	PC10~PC0 → X10~X0 If CF=1	If the CF is "1", a jump occurs. If "0", the PC is Incremented +1.	
Subroutine instructions	CALL X	Call Subroutine	1	1	0	0	1	X10	X9	X8	STACK → (PC)+1 PC10~PC0 → X10~X0	A subroutine is called.	
	RTS	Return from Subroutine	1	1	0	1	0	0	0	0	PC → (STACK)	A return from a subroutine occurs.	
Sub	POP	POP the stack	1	1	0	1	1	0	0	0		The stack pointer is popped -1.	
	STM X	Set Timer	1	1	1	0	0	1	X9	X8		For the relation between X data and time width, refer to page	The data specified by X9 to X0 is loaded to the TM to start the TM.
RTM	RTM	Reset Timer	1	1	1	1	1	1	1	0			The TM stops operating. When using the TM to release the halt mode, this instruction is executed to stop the TM and to issue the halt release request signal. When this timer interrupt is accepted, the TM starts operating automatically.
	SFPD	Set High Frequency Pre-Divider Overflow Flow Mode	1	1	1	0	1	0	0	0			Overflow signal from the divider is changed from 2Hz to 4Hz. When watch count is based on this 2Hz/4Hz signal, this instruction must be executed so that no error occurs in watch operation.
RFPD	RFPD	Reset High Frequency Pre-Divider Overflow Flow Mode	1	1	1	0	1	1	0	0			Overflow signal from the divider is changed from 4Hz to 2Hz. At the initial mode 2Hz is set.
	PLC X	Pulse Control	1	1	1	1	1	1	1	0	X9 X7 X8 X6 X5 X4 X3 X2 X1 X0		
Other instructions								X0~X9			Mode after execution of instruction		
								X0=1			Halt release request flag HRF3 caused by overflow from the divider is reset.		
								X1=1			Halt release request flag HRF2 caused by overflow from the CC is reset.		
								X2=1			Halt release request flag HRF1 caused by overflow from the TM is reset.		
								X3=1			Halt release request flag HRF0 caused by the signal at input ports S, K or INT is reset.		
								X4=1			The last 5 bits of the divider (15 bits) are reset. When executing this instruction, X9 must be set to "1". Same as the CCC instruction.		
								X5=1			The CC and LSF are cleared. When executing this instruction, X9 must be set to "1". Same as the CCP instruction.		
								X6=1			Same as the RLP instruction.		
								X7=1			Same as the CSP instruction.		
								X8=1			Same as the CST instruction.		

Note: 4MHz of the SFPD, RFPD instruction needs for the chip (LC5800DF/6800P) whose cycle time is 244μs.
 8MHz is for the chip (LC5800G/6800G) whose cycle time is 122μs.

Input/Output of data decoder at WRT instruction execution mode

Input data	Output data							
	a	b	c	d	e	f	g	h
0	1	1	1	1	1	1	0	0
1	0	1	1	0	0	0	0	0
2	1	1	0	1	1	0	1	0
3	1	1	1	1	0	0	1	0
4	0	1	1	0	0	1	1	0
5	1	0	1	1	0	1	1	0
6	1	0	1	1	1	1	1	0
7	1	1	1	0	0	0	0	0
8	1	1	1	1	1	1	1	0
9	1	1	1	1	0	1	1	0
A/B	1	0	0	1	1	1	1	0
C/D	0	0	0	0	0	0	1	0
E/F	0	0	0	0	0	0	0	0

Input/output of data decoder at WRC instruction execution mode

Input data	Output data							
	a	b	c	d	e	f	g	h
0	0	0	0	0	0	0	0	1
1	0	1	0	0	0	0	0	0
2	0	0	0	1	0	0	0	0
3	0	0	1	0	0	0	0	0
4	0	0	0	0	0	1	0	0
5	0	0	0	0	0	0	1	0
6	0	0	0	0	1	0	0	0
7	1	0	0	0	0	0	0	0
8~F	0	0	0	0	0	0	0	0

Input/output of data decoder WRP instruction execution mode

Input data	(Rx0)	(Rx1)	(Rx2)	(Rx3)	(AC0)	(AC1)	(AC2)	(AC3)
Output data	a	b	c	d	e	f	g	h

Data specified by X9 to X0 and set time at STM instruction execution mode

Set value									Set time (μ s)	
X9	X8	X7	X6	X5	X4	X3	X2	X1	X0	
0	0	0	0	0	0	0	0	0	0	244
0	0	0	0	0	0	0	0	1	488	
0	0	0	0	0	0	0	0	1	732	
1	1	1	1	1	1	1	1	0	1	1
1	1	1	1	1	1	1	1	1	0	249512
1	1	1	1	1	1	1	1	1	1	249756
1	1	1	1	1	1	1	1	1	1	250000

Note) The set time is for the chip (LC5800F/5899F) whose cycle time is 244μs.

For the chip (LC5800G/5899G) whose cycle time is 122μs, the set time is halved.