

No. × 3966A

LC573404A, 573406A

4-bit Single Chip Microcomputer with LCD Driver

Preliminary

OVERVIEW

The LC573404A and LC573406A are low-power 4-bit microcontrollers with built-in 4- and 6-Kbyte ROMs, respectively.

They incorporate a 120-segment LCD driver, RAM, a 4-bit parallel-processing ALU, a 16-bit timer and a carrier output for infrared remote control applications.

The LC573404A and LC573406A are ideal for use in battery-operated measuring instruments, products that require timing functions, and LCD and remote controller applications.

The LC573404A and LC573406A operate from a 2.3 to 6.0 V supply and are available in 64-pin QFPs and as dice.

FEATURES

1) ROM

6 Kbytes (LC573406A)

4 Kbytes (LC573404A)

2) RAM

512-bit (128×4)

- 3)4-bit parallel-processing ALU
- 4)120-segment LCD controller/driver
 - ·30 segment outputs
 - ·Four common outputs

120-segment capability when using 1/4 duty

90-segment capability when using 1/3 duty

60-segment capability when using 1/2 duty

30-segment capability when using static drive

SEG16 to SEG30 can be used as normal, p-channel open-drain output ports.

- 5)16-bit software-controllable timer
- 6)455 kHz ceramic resonator timebase
 - ·Configurable as a 15-bit free-running timer
 - ·108 ms HALT-mode cancel signal output
- 7) HALT mode
 - ·Reduces current consumption.
 - ·Suspends program execution.
 - ·Exited by a system reset or the HALT-mode cancel signal.
- 8) STOP mode
 - ·Stops the ceramic resonator oscillator.
 - •Exited by a system reset or under program control.

9) HOLD mode

- ·Stops the ceramic resonator oscillator.
- ·Exited by a system reset or a HIGH level on ports S or M.
- 10) Two-level subroutine stack
- 11) Cycle Time
 - •17.6 μ s and 122 μ s cycle times at f = 455 kHz and 32.768 kHz, respectively
- 12)Software-controllable remote control carrier signal generator
 - ·Software-controllable frequency and duty cycle
 - ·1 to 200 kHz
 - ·Three fixed waveforms
 - 38 kHz with 1/3 duty
 - 38 kHz with 1/2 duty
 - 57 kHz with 1/2 duty
- 13) Built-in ceramic and crystal oscillators


14)Ports

- ·Two 4-bit keyscan input ports
- ·Two 4-bit keyscan output ports
- ·One 2-bit keyscan expansion or LED driver port

15) Voltage

- ·2.3 to 6.0 V supply voltage
- 16) Factory shipment
 - ·64-pin QFP and 66-pad die

PINOUT



Do not use a soldering iron when mounting the package.


DIE SPECIFICATIONS

Chip size Pad size : 3.89 mm \times 3.59 mm : 120 μ m \times 120 μ m


Chip thickness

: 480 μm

Pad Layout



Pin Assignment of Package Chip thickness : 330 μ m




SANYO: QIP64E

Pad Coordinates

46 2 CA 975 -1530 15 37 SEG15 -1390 160 - 3 TEST 1155 -1530 16 38 SEG16 -1570 160 - 4 TEST 1335 -1530 17 39 SEG17 -1750 160 47 5 P20 1515 -1530 18 40 SEG18 -1750 138 48 6 P21 1700 -1530 19 41 SEG19 -1750 120 49 7 P00 1690 -1170 20 42 SEG20 -1750 102 50 8 P01 1690 -990 21 43 SEG21 -1750 84 51 9 P02 1690 -810 22 44 SEG22 -1750 48 51 19 P03 1690 -800 23 45 SEG23 -1750	QFP64 Pin No	pad No.	Pad Name	Χ (μm)	Υ (μm)	QFP64 Pin No	pad No.	Pad Name	Χ (μm)	Υ (μm)
- 3 TEST 1155 -1530 16 38 SEG16 -1570 160 - 4 TEST 1335 -1530 17 39 SEG17 -1750 160 47 5 P20 1515 -1530 18 40 SEG18 -1750 138 48 6 P21 1700 -1530 19 41 SEG19 -1750 120 49 7 P00 1690 -1170 20 42 SEG20 -1750 102 50 8 P01 1690 -810 22 44 SEG22 -1750 66 51 9 P02 1690 -810 22 44 SEG22 -1750 66 52 10 P03 1690 -450 24 46 SEG23 -1750 48 53 11 P10 1690 -450 24 46 SEG24 -1750 30 54 12 P11 1690 -90 26 48 SEG26 -1750 -5 55 13 P12 1690 -90 26 48 SEG26 -1750 -5 56 14 P13 1690 90 27 49 SEG27 -1750 -23 57 15 S1 1690 310 28 50 SEC28 -1750 -41 58 16 S2 1690 490 29 51 SEG29 -1750 -41 58 16 S2 1690 490 29 51 SEG29 -1750 -55 60 18 S4 1690 850 31 53 COM4 -1750 -95 61 19 M1 1690 850 31 53 COM4 -1750 -95 61 19 M1 1690 1030 32 54 COM3 -1750 -153 62 20 M2 1690 1390 34 56 COM1 -1390 -153 63 21 M3 1690 1390 34 56 COM1 -1390 -153 64 22 M4 1690 1570 35 57 CUP1 -1160 -153 64 22 M4 1690 1570 35 57 CUP1 -1160 -153 64 22 M4 1690 1570 35 57 CUP1 -1160 -153 64 22 M4 1690 1500 39 61 VDD2 -440 -155 65 27 SEG3 770 1600 39 61 VDD2 -440 -155 66 28 SEG6 230 1600 40 62 XT2 -260 -153 67 29 SEG7 50 1600 41 63 XT1 - 80 -153 68 30 SEG8 -130 1600 41 63 XT1 - 80 -153 69 31 SEG9 -310 1600 44 66 CF2 540 -153 61 33 SEG11 -670 1600 61 33 SEG12 -850 1600	45	1	VDD	720	-1530	14	36	SEG14	-1210	1600
-	46	2	CA	975	-1530	15	37	SEG15	-1390	- 1600
47 5 P20 1515 -1530 18 40 SEG18 -1750 138 48 6 P21 1700 -1530 19 41 SEG19 -1750 120 49 7 P00 1690 -1170 20 42 SEG20 -1750 102 50 8 P01 1690 -990 21 43 SEG21 -1750 66 51 9 P02 1690 -810 22 44 SEG22 -1750 66 52 10 P03 1690 -630 23 45 SEG23 -1750 48 53 11 P10 1690 -450 24 46 SEG24 -1750 30 54 12 P11 1690 -270 25 47 SEG25 -1750 -2 55 13 P12 1690 90 27 49 SEG27 -1750	_	3	TEST	1155	-1530	16	38	SEG16	-1570	1600
48 6 P21 1700 -1530 19 41 SEG19 -1750 120 49 7 P00 1690 -1170 20 42 SEG20 -1750 102 50 8 P01 1690 -990 21 43 SEG21 -1750 84 51 9 P02 1690 -810 22 44 SEG22 -1750 66 52 10 P03 1690 -630 23 45 SEG23 -1750 48 53 11 P10 1690 -450 24 46 SEG24 -1750 36 54 12 P11 1690 -90 26 48 SEG25 -1750 12 55 13 P12 1690 90 27 49 SEG26 -1750 -23 57 15 S1 1690 310 28 50 SEG28 -1750	-	4	TEST	1335	-1530	17	39	SEG17	-1750	1600
49 7 P00 1690 -1170 20 42 SEG20 -1750 102 50 8 P01 1690 -990 21 43 SEG21 -1750 84 51 9 P02 1690 -810 22 44 SEG22 -1750 66 52 10 P03 1690 -630 23 45 SEG23 -1750 48 53 11 P10 1690 -450 24 46 SEG24 -1750 30 54 12 P11 1690 -270 25 47 SEG25 -1750 12 55 13 P12 1690 -90 26 48 SEG26 -1750 -23 57 15 S1 1690 310 28 50 SEG28 -1750 -5 59 17 S3 1690 490 29 51 SEG29 -1750 <	47	5	P20	1515	-1530	18	40	SEG18	-1750	1389
50 8 P01 1690 - 990 21 43 SEG21 -1750 84 51 9 P02 1690 - 810 22 44 SEG22 -1750 66 52 10 P03 1690 - 630 23 45 SEG23 -1750 48 53 11 P10 1690 - 450 24 46 SEG24 - 1750 30 54 12 P11 1690 - 270 25 47 SEG25 - 1750 12 55 13 P12 1690 - 90 26 48 SEG26 - 1750 - 5 56 14 P13 1690 90 27 49 SEG27 - 1750 - 23 57 15 S1 1690 310 28 50 SEG28 - 1750 - 5 59 17 S3 1690 490 29 51 SEG29 - 1750 <td>48</td> <td>6</td> <td>P21</td> <td>1700</td> <td>-1530</td> <td>19</td> <td>41</td> <td>SEG19</td> <td>-1750</td> <td>1209</td>	48	6	P21	1700	-1530	19	41	SEG19	-1750	1209
51 9 PO2 1690 - 810 22 44 SEG22 -1750 66 52 10 PO3 1690 - 630 23 45 SEG23 -1750 48 53 11 P10 1690 - 450 24 46 SEG24 -1750 30 54 12 P11 1690 - 270 25 47 SEG25 -1750 12 55 13 P12 1690 - 90 26 48 SEG26 -1750 - 5 56 14 P13 1690 90 27 49 SEG27 -1750 - 23 57 15 S1 1690 310 28 50 SEG28 -1750 - 41 58 16 S2 1690 490 29 51 SEG29 -1750 - 57 60 18 S4 1690 850 31 53 COM4 -1750	49	7	P00	1690	-1170	20	42	SEG20	-1750	1029
52 10 P03 1690 - 630 23 45 SEG23 -1750 48 53 11 P10 1690 - 450 24 46 SEG24 -1750 30 54 12 P11 1690 - 270 25 47 SEG25 - 1750 12 55 13 P12 1690 - 90 26 48 SEG26 - 1750 - 8 56 14 P13 1690 90 27 49 SEG27 - 1750 - 23 57 15 S1 1690 310 28 50 SEG28 - 1750 - 41 58 16 S2 1690 490 29 51 SEG29 - 1750 - 77 60 18 S4 1690 850 31 53 COM4 - 1750 - 95 61 19 M1 1690 1210 33 55 COM2 - 1570 </td <td>50</td> <td>8</td> <td>P01</td> <td>1690</td> <td>- 990</td> <td>21</td> <td>43</td> <td>SEG21</td> <td>-1750</td> <td>845</td>	50	8	P01	1690	- 990	21	43	SEG21	-1750	845
53 11 P10 1690 - 450 24 46 SEG24 -1750 30 54 12 P11 1690 - 270 25 47 SEG25 -1750 12 55 13 P12 1690 - 90 26 48 SEG26 -1750 - 5 56 14 P13 1690 90 27 49 SEG27 -1750 - 23 57 15 S1 1690 310 28 50 SEG28 -1750 - 41 58 16 S2 1690 490 29 51 SEG29 -1750 - 59 59 17 S3 1690 670 30 52 SEG30 -1750 - 77 60 18 S4 1690 1030 32 54 C0M3 -1750 - 153 62 20 M2 1690 1210 33 55 C0M2 - 1570	51	9	P02	1690	- 810	22	44	SEG22	-1750	669
54 12 P11 1690 - 270 25 47 SEG25 -1750 12 55 13 P12 1690 - 90 26 48 SEG26 -1750 - 5 56 14 P13 1690 90 27 49 SEG27 -1750 - 23 57 15 S1 1690 310 28 50 SEG28 -1750 - 41 58 16 S2 1690 490 29 51 SEG29 -1750 - 59 59 17 S3 1690 670 30 52 SEG30 -1750 - 77 60 18 S4 1690 1030 32 54 COM3 -1750 - 153 61 19 M1 1690 1390 34 56 COM2 -1570 -153 62 20 M2 1690 1390 34 56 COM1 -1390		10	P03	1690	- 630	23	45	SEG23		485
55 13 P12 1690 - 90 26 48 SEG26 -1750 - 55 56 14 P13 1690 90 27 49 SEG27 -1750 - 23 57 15 S1 1690 310 28 50 SEG28 -1750 - 41 58 16 S2 1690 490 29 51 SEG29 -1750 - 59 59 17 S3 1690 670 30 52 SEG30 -1750 - 77 60 18 S4 1690 850 31 53 COM4 -1750 - 98 61 19 M1 1690 1030 32 54 COM3 -1750 - 153 62 20 M2 1690 1210 33 55 COM2 -1570 -153 64 22 M4 1690 1570 35 57 CUP1 -1160	53	11	P10	1690	- 450	24	46	SEG24	-1750	309
56 14 P13 1690 90 27 49 SEG27 -1750 - 23 57 15 S1 1690 310 28 50 SEG28 -1750 - 41 58 16 S2 1690 490 29 51 SEG29 -1750 - 59 59 17 S3 1690 670 30 52 SEG30 -1750 - 77 60 18 S4 1690 850 31 53 COM4 -1750 - 98 61 19 M1 1690 1030 32 54 COM3 -1750 - 153 62 20 M2 1690 1210 33 55 COM2 -1570 -153 63 21 M3 1690 1390 34 56 COM1 -1390 -153 64 22 M4 1690 1570 35 57 CUP1 -1160	54	12	P11	1690	- 270	25	47	SEG25	-1750	129
57 15 S1 1690 310 28 50 SEG28 -1750 -41 58 16 S2 1690 490 29 51 SEG29 -1750 -59 59 17 S3 1690 670 30 52 SEG30 -1750 -77 60 18 S4 1690 180 31 53 COM4 -1750 -98 61 19 M1 1690 1030 32 54 COM3 -1750 -153 62 20 M2 1690 1210 33 55 COM2 -1570 -153 63 21 M3 1690 1570 35 57 CUP1 -1160 -153 64 22 M4 1690 1570 35 57 CUP1 -1160 -153 1 23 SEG1 1130 1600 36 58 CUP2 -980 <td< td=""><td>55</td><td>13</td><td>P12</td><td>1690</td><td>- 90</td><td>26</td><td>48</td><td>SEG26</td><td>-1750</td><td>- 59</td></td<>	55	13	P12	1690	- 90	26	48	SEG26	-1750	- 59
58 16 S2 1690 490 29 51 SEG29 -1750 -59 59 17 S3 1690 670 30 52 SEG30 -1750 -77 60 18 S4 1690 850 31 53 COM4 -1750 -98 61 19 M1 1690 1030 32 54 COM3 -1750 -153 62 20 M2 1690 1210 33 55 COM2 -1570 -153 63 21 M3 1690 1390 34 56 COM1 -1390 -153 64 22 M4 1690 1570 35 57 CUP1 -1160 -153 1 23 SEG1 1130 1600 36 58 CUP2 -980 -153 2 24 SEG2 950 1600 37 59 RES -800	56	14	P13	1690	90	27	49	SEG27	-1750	- 239
59 17 S3 1690 670 30 52 SEG30 -1750 - 77 60 18 S4 1690 850 31 53 COM4 -1750 - 98 61 19 M1 1690 1030 32 54 COM3 -1750 - 153 62 20 M2 1690 1210 33 55 COM2 -1570 - 153 63 21 M3 1690 1390 34 56 COM1 - 1390 - 153 64 22 M4 1690 1570 35 57 CUP1 - 1160 - 153 1 23 SEG1 1130 1600 36 58 CUP2 - 980 - 153 2 24 SEG2 950 1600 37 59 RES - 800 - 153 3 25 SEG3 770 1600 38 60 VDD1 - 620	57	15	S1	1690	310	28	50	SEG28	-1750	- 419
60 18 S4 1690 850 31 53 COM4 -1750 -986 61 19 M1 1690 1030 32 54 COM3 -1750 -153 62 20 M2 1690 1210 33 55 COM2 -1570 -153 63 21 M3 1690 1570 34 56 COM1 -1390 -153 64 22 M4 1690 1570 35 57 CUP1 -1160 -153 1 23 SEG1 1130 1600 36 58 CUP2 -980 -153 2 24 SEG2 950 1600 37 59 RES -800 -153 3 25 SEG3 770 1600 38 60 VDD1 -620 -153 4 26 SEG4 590 1600 40 62 XT2 -260	58	16	S2	1690	490	29	51	SEG29	-1750	- 599
61 19 M1 1690 1030 32 54 COM3 -1750 -153 62 20 M2 1690 1210 33 55 COM2 -1570 -153 63 21 M3 1690 1390 34 56 COM1 -1390 -153 64 22 M4 1690 1570 35 57 CUP1 -1160 -153 1 23 SEG1 1130 1600 36 58 CUP2 -980 -153 2 24 SEG2 950 1600 37 59 RES -800 -153 3 25 SEG3 770 1600 38 60 VDD1 -620 -153 4 26 SEG4 590 1600 40 62 XT2 -260 -153 5 27 SEG5 410 1600 40 62 XT1 -80 -1	59	17	S3	1690	670	30	52	SEG30	-1750	- 779
62 20 M2 1690 1210 33 55 COM2 -1570 -153 63 21 M3 1690 1390 34 56 COM1 -1390 -153 64 22 M4 1690 1570 35 57 CUP1 -1160 -153 1 23 SEG1 1130 1600 36 58 CUP2 -980 -153 2 24 SEG2 950 1600 37 59 RES -800 -153 3 25 SEG3 770 1600 38 60 VDD1 -620 -153 4 26 SEG4 590 1600 40 62 XT2 -260 -153 5 27 SEG5 410 1600 40 62 XT2 -260 -153 6 28 SEG6 230 1600 42 64 VSS 100 -153	60	18	S4	1690	850	31	53	COM4	-1750	- 95
63 21 M3 1690 1390 34 56 COM1 -1390 -153 64 22 M4 1690 1570 35 57 CUP1 -1160 -153 1 23 SEG1 1130 1600 36 58 CUP2 -980 -153 2 24 SEG2 950 1600 37 59 RES -800 -153 3 25 SEG3 770 1600 38 60 VDD1 -620 -153 4 26 SEG4 590 1600 39 61 VDD2 -440 -153 5 27 SEG5 410 1600 40 62 XT2 -260 -153 6 28 SEG6 230 1600 41 63 XT1 -80 -153 8 30 SEG8 -130 1600 42 64 VSS 100 -153<	61	19	M1	1690	1030	32	54	COM3	-1750	-1536
64 22 M4 1690 1570 35 57 CUP1 -1160 -153 1 23 SEG1 1130 1600 36 58 CUP2 - 980 -153 2 24 SEG2 950 1600 37 59 RES - 800 -153 3 25 SEG3 770 1600 38 60 VDD1 - 620 -153 4 26 SEG4 590 1600 39 61 VDD2 - 440 -153 5 27 SEG5 410 1600 40 62 XT2 - 260 -153 6 28 SEG6 230 1600 41 63 XT1 - 80 -153 7 29 SEG7 50 1600 42 64 VSS 100 -153 8 30 SEG8 - 130 1600 43 65 CF1 360 -1	62	20	M2	1690	1210	33	55	COM2	-1570	-1536
1 23 SEG1 1130 1600 36 58 CUP2 - 980 -153 2 24 SEG2 950 1600 37 59 RES - 800 -153 3 25 SEG3 770 1600 38 60 VDD1 - 620 -153 4 26 SEG4 590 1600 39 61 VDD2 - 440 -153 5 27 SEG5 410 1600 40 62 XT2 - 260 -153 6 28 SEG6 230 1600 41 63 XT1 - 80 -153 7 29 SEG7 50 1600 42 64 VSS 100 -153 8 30 SEG8 - 130 1600 43 65 CF1 360 -153 9 31 SEG9 - 310 1600 44 66 CF2 540 -153 10 32 SEG10 - 490 1600 11 33 SEG11 - 670 1600 12 34 SEG12 - 850 1600	63			1690	1390		56	COM1		-1530
2 24 SEG2 950 1600 37 59 RES -800 -153 3 25 SEG3 770 1600 38 60 VDD1 -620 -153 4 26 SEG4 590 1600 39 61 VDD2 -440 -153 5 27 SEG5 410 1600 40 62 XT2 -260 -153 6 28 SEG6 230 1600 41 63 XT1 -80 -153 7 29 SEG7 50 1600 42 64 VSS 100 -153 8 30 SEG8 -130 1600 43 65 CF1 360 -153 9 31 SEG9 -310 1600 44 66 CF2 540 -153 10 32 SEG10 -490 1600 11 33 SEG11 -670 1600 12 34 SEG12 -850 1600	64	22	M4	1690	1570	35	57	CUP1	-1160	-1530
3 25 SEG3 770 1600 38 60 VDD1 - 620 -153 4 26 SEG4 590 1600 39 61 VDD2 - 440 -153 5 27 SEG5 410 1600 40 62 XT2 - 260 -153 6 28 SEG6 230 1600 41 63 XT1 - 80 -153 7 29 SEG7 50 1600 42 64 VSS 100 -153 8 30 SEG8 - 130 1600 43 65 CF1 360 -153 9 31 SEG9 - 310 1600 44 66 CF2 540 -153 10 32 SEG10 - 490 1600 44 66 CF2 540 -153 11 33 SEG12 - 850 1600 1600 44 66 CF2		23				36	58			-1530
4 26 SEG4 590 1600 5 27 SEG5 410 1600 6 28 SEG6 230 1600 41 63 XT1 - 80 -153 7 29 SEG7 50 1600 42 64 VSS 100 -153 8 30 SEG8 - 130 1600 43 65 CF1 360 -153 9 31 SEG9 - 310 1600 44 66 CF2 540 -153 10 32 SEG10 - 490 1600 11 33 SEG11 - 670 1600 12 34 SEG12 - 850 1600	2	24	SEG2	950	1600	37	59	RES	- 800	-1530
5 27 SEG5 410 1600 40 62 XT2 - 260 - 153 6 28 SEG6 230 1600 41 63 XT1 - 80 - 153 7 29 SEG7 50 1600 42 64 VSS 100 - 153 8 30 SEG8 - 130 1600 43 65 CF1 360 - 153 9 31 SEG9 - 310 1600 44 66 CF2 540 - 153 10 32 SEG10 - 490 1600 44 66 CF2 540 - 153 11 33 SEG11 - 670 1600	3							VDD1	- 620	~1530
6 28 SEG6 230 1600 41 63 XT1 - 80 -153 7 29 SEG7 50 1600 42 64 VSS 100 -153 8 30 SEG8 - 130 1600 43 65 CF1 360 -153 9 31 SEG9 - 310 1600 44 66 CF2 540 -153 10 32 SEG10 - 490 1600 11 33 SEG11 - 670 1600 12 34 SEG12 - 850 1600		26	SEG4	590	1600	39	61	VDD2		-1530
7 29 SEG7 50 1600 42 64 VSS 100 -153 8 30 SEG8 - 130 1600 43 65 CF1 360 -153 9 31 SEG9 - 310 1600 44 66 CF2 540 -153 10 32 SEG10 - 490 1600 44 66 CF2 540 -153 11 33 SEG11 - 670 1600		1	1			I				-1536
8 30 SEG8 - 130 1600 43 65 CF1 360 - 153 9 31 SEG9 - 310 1600 44 66 CF2 540 - 153 10 32 SEG10 - 490 1600 11 33 SEG11 - 670 1600 12 34 SEG12 - 850 1600		1	1				1			-153
9 31 SEG9 - 310 1600 10 32 SEG10 - 490 1600 11 33 SEG11 - 670 1600 12 34 SEG12 - 850 1600						I	1			-1536
10 32 SEG10 - 490 1600 11 33 SEG11 - 670 1600 12 34 SEG12 - 850 1600			SEG8		1600	43	65	CF1	360	-1530
11 33 SEG11 - 670 1600 12 34 SEG12 - 850 1600		1	1			44	66	CF2	540	-153
12 34 SEG12 - 850 1600	10	32	SEG10						l	
		33	1							
13 35 SEG13 -1030 1600		34	1	- 850	, ,					•
	13	35	SEG13	-1030	1600					

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

BLOCK DIAGRAM



PIN DESCRIPTION

Num	ber	. T	
QFP64	Die	Name	Description
45	1	VDD	Supply voltage. See figure 1.
42	64	VSS	Ground. See figure 1.
38 39	60 61	VDD1 VDD2	LCD driver supply voltage inputs. See figure 1.
		·	NON 1/1bias 1/2bias 1/3bias VDD O O O O VDD1 O O O O VDD2 O O O O
35 36	57 58	CUP1 CUP2	LCD driver external coupling capacitor. A non-polarized capacitor should be connected between CUP1 and CUP2 when using 1/2 or 1/3 bias.
43	65	CF1	455kHz ceramic resonator oscillator input
44	66	CF2	455kHz ceramic resonator oscillator output
41	63	XT1	32.768 kHz crystal oscillator input
40	62	XT2	32.768 kHz crystal oscillator output
57 to 60	15 to 18	S1 to S4	Input port S.
61 to 64	19 to 22	M1 to M4	Input port M
49 to 52	7 to 10	P00 to P03	Bidirectional port PO. P-channel open-drain outputs
53 to 56	11 to 14	P10 to P13	Bidirectional port P1. P-channel open-drain outputs
47 48	5 6	P20 P21	Bidirectional port P2. P-channel open-drain outputs. P20 and P21 can be used to directly drive a LED in remote control applications.

Num	ber	N		D						
QFP64	Die	Name		Desc	ription					
46	2	CA	Remote co	ntrol ca	rrier ou	tput				
37	59	RES	Reset inp	ut. Inte	rnal pul	l-up res	istor			
34 33 32 31	56 55 54 53	COM1 COM2 COM3 COM4	LCD commo required are indic	for the	various	operatin	g modes			
31	00	COM4	Pin							
			Pin	Static (64Hz)	1/2 (32Hz)	1/3 (42Hz)	1/4 (32Hz)			
			COM1 COM2 COM3 COM4	O × × ×	O O × ×	0 0 0 ×	0000			
1 to 15	23 to 37	SEG1 to SEG15	LCD segme	nt drive	r output	S				
16 to 30	38 to 52	SEG16 to SEG30	P-channel open-drain outputs. Configurable as either LCD segment drivers or normal output ports.							
	3	TECT	Test inputs. Leave open for normal							
	4	TEST	operation							

Supply connections




Figure 1. Supply Connections

SPECIFICATIONS

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
	V _{DD}	-0.3 to 7.0	v
Supply voltage range	VDDI	-0.3 to V _{DD}	v
	V _{DD2}	-0.3 to V _{DD}	v
Input voltage range	V ₁	-0.3 to V _{DD} +0.3	v
Output voltage range	V _o	-0.3 to V _{DD} +0.3	v
CA output current	Ioi	25	m A
Ports PO and P1 output current	Io2	0. 5	m A
Port P2 output current	I 03	10	m A
Output current for all other ports	I 04	0. 5	mA
Total output current of all pins except CA	Ios	25	mA
Operating temperature range	Topr	-30 to 70	ဗ
Storage temperature range	Tstg	-40 to 125	ဇ

Recommended Operating Conditions Vss = 0 V, Ta= 25 $^{\circ}\mathrm{C}$

Parameter	Symbol	Rating	Unit
Supply voltage	V _{DD}	3	v
Supply voltage range	V _{DD}	2.3 to 6.0	v

Electrical Characteristics Vss = 0 V, Ta= -30 to 70 °C

D	C-lai			Unit			
Parameter	Symbol	Condition	VDD (V)	min	typ	max	UIII
		f = 32.768 kHz, C1 = C2 = 0.1 μ F, C _G = C _D = 20 pF, Ta \leq 50 °C, osci-	3. 0	ı	7	30	
Operating Current	I вы	llator stopped. See note 3.	5. 0	ı	15	50	μΑ
		f = 455 kHz, $C1 = C2 = 0.1 \mu \text{ F},$ $C_{CD} = C_{CG} = 150 \text{ pF}$	3. 0	-	150	500	
		,Ta ≦ 50 °C, osc- illator stopped. See note 4.	5. 0	-	400	500	

- 1. Configured as LCD driver outputs.
- 2. Configured as p-channel open-drain outputs.
- 3. The measurement circuit for static drive, 1/2 or 1/3 bias is shown in figures 6, 7 and 8, respectively.
- 4. The measurement circuit for static drive, 1/2 or 1/3 bias is shown in figures 9, 10 and 11, respectively.
- 5. The measurement circuit for static drive, 1/2 or 1/3 bias is shown in figures 5, 3 and 4, respectively.

 Parameter	Symbol	Condition		Rating			Unit
rarameter	SAIMOOT	Condition	VDD (V)	min	typ	max	Unit
		f = 32.768 kHz, C1 = C2 = 0.1 μ F, C _G = C _D = 20 pF, Ta \leq 50 °C, osci-	3. 0	- -	3	15	
	I _{ББН1}	llator stopped. See note 3.	5. 0	_	8	50	
HALT-mode supply Current		f = 455 kHz, $C1 = C2 = 0.1 \mu F$, $C_{\text{CD}} = C_{\text{CG}} = 150 \text{ pF}$, Ta \leq 50 °C, oscillator stopped See note 4.	3. 0		80	500	μΑ
			5. 0	-	300	400	
	I _{оон} 2	f = 455 kHz, oscillator stopped	5. 0		0. 1	-	μΑ

- 1. Configured as LCD driver outputs.
- 2. Configured as p-channel open-drain outputs.
- 3. The measurement circuit for static drive, 1/2 or 1/3 bias is shown in figures 6, 7 and 8, respectively.
- 4. The measurement circuit for static drive, 1/2 or 1/3 bias is shown in figures 9, 10 and 11, respectively.
- 5. The measurement circuit for static drive, 1/2 or 1/3 bias is shown in figures 5, 3 and 4, respectively.

Parameter	Symbol	Condition		Rating		Unit	
rarameter	Symbol	Condition	min	typ	max	UIII t	
Instruction exe-	4	$V_{\rm DD}$ = 2.3 to 6.0, Ceramic resonator, f = 455 kHz	1	17. 6	Ī	μS	
cution time	t _{cyc}	V _{DD} = 2.3 to 6.0, crystal oscillator f = 32.768 kHz	1	122	- μ		
Ports S, M, PO, P1 and P2 LOW-level input voltage	V161	Ports PO, P1 and P2 configured as inputs	0	-	0. 3V _{dd}	V	
Ports S, M, PO, P1 and P2 HIGH-level input voltage	V _{1H1}	Ports PO, P1 and P2 configured as inputs	0. 7V _{вв}	_	$V_{ m DD}$	V	
RES LOW-level input voltage	V _{IL2}		0	-	0.25Vpp	V	
RES HIGH-level input voltage	V _{1H2}		0. 75V _{DD}	_	· V _{DD}	V	

- 1. Configured as LCD driver outputs.
- 2. Configured as p-channel open-drain outputs.
- 3. The measurement circuit for static drive, 1/2 or 1/3 bias is shown in figures 6, 7 and 8, respectively.
- 4. The measurement circuit for static drive, 1/2 or 1/3 bias is shown in figures 9, 10 and 11, respectively.
- 5. The measurement circuit for static drive, 1/2 or 1/3 bias is shown in figures 5, 3 and 4, respectively.

Parameter	Symbol	Condition		Rating			Unit
- Turtume ter	O y nabo x		$V_{DD}(V)$	min	typ	max	
	R	V _{IL} = 0.4 V, LOW-level hold transistor ON.	2. 9	150	300	1000	kΩ
Ports S and M input impedance	KII	See figure 2.	5. 0	70	200	600	N 52
Triput Impedance	D	V _{1L} = 0.4 V, LOW-level pull- down transistor ON - See figure 2.		60	100	150	kΩ
	K ₁₂			60	100	150	K 1.2
RES input imped-	Ris		2. 9	10	-	300	kΩ
ance			5. 0	10	-	300	
	V _{OM1}	$I_{OL} = 0.4 \mu A,$ $I_{OH} = -0.4 \mu A,$ $1/3 \text{ bias}$	2. 9	2V _{DD} /3 - 0.2	I	2V _{DD} /3 + 0.2	v
CEG1 4- CEG20		1/3 blas		2V _{DD} /3 - 0. 2	ı	2V _{DD} /3 + 0.2	
SEG1 to SEG30 MID-level output voltage	V _{ом1-1}	See note 1.	2. 9	V _{DD} /3 - 0.2		V _{DD} /3 + 0.2	v
			5. 0	V _{DD} /3 - 0.2		V _{DD} /3 + 0.2	
	V	$I_{OL} = 0.4 \mu A$	2. 9	_	~	0. 2	V
	V _{OM1-2}	See note 1.	5. 0	_		0. 2	, v
	V	$I_{OH} = -0.4 \mu A,$	2. 9	V _{DD} =0. 2	-	_	17
SEG1 to SEG30	V _{OH 1}	See note 1.	5. 0	V _{DD} =0. 2	-	-	v
HIGH-level output voltage	V _{OH2}	$I_{OH} = -45 \mu A$, See note 2.	2. 9	V _{DD} =0. 45	_	-	v
	VOH 2	$I_{OH} = -75 \mu A$, See note 2.	5. 0	V _{DD} -0. 75	_	_	,

- 1. Configured as LCD driver outputs.
- 2. Configured as p-channel open-drain outputs.
- 3. The measurement circuit for static drive, 1/2 or 1/3 bias is shown in figures 6, 7 and 8, respectively.
- 4. The measurement circuit for static drive, 1/2 or 1/3 bias is shown in figures 9, 10 and 11, respectively.
- 5. The measurement circuit for static drive, 1/2 or 1/3 bias is shown in figures 5, 3 and 4, respectively.

Parameter	Comb a 1	Condition			Rating		11-24	
rarameter	Symbol	Condition	V _{DD} (V)	min	typ	max	Unit	
SEG1 to SEG30	т	$V_1 = V_{ss}$	2. 9	-	_	1		
LOW-level leakage current	ILLI	See note 2.	5. 0	_	1	1	μΑ	
SEG1 to SEG30 HIGH-level leakage	т	$V_1 = V_{DD}$, See note 2.	2. 9	-1	-	_		
current	I _{LH1}	See note 2.	5. 0	-1	_	_	μΑ	
COM1 to COM4 LOW-level output	Voli	$I_{oL} = 4 \mu A$	2. 9	-	-	0.2	v	
voltage			5. 0	•••	1	0. 2		
	V _{ом2-1}	1/2 bias	2. 9	V _{DD} /2 - 0.2	ı	V _{DD} /2 + 0.2	V	
			5. 0	V _{DD} /2 - 0. 2	_	V _{DD} /2 + 0.2		
COM1 to COM4 MID-level output	V _{OM2-2}	1/3 bias, I _{OH} = - 4 μA	2. 9	2V _{DD} /3 - 0.2	_	2V _{DD} /3 + 0. 2	V	
voltage			5. 0	2V _{DD} /3 - 0.2	_	2V _{DD} /3 + 0. 2		
	V _{ОМ2-3}	1/3 bias, I _{OL} = - 4 μA	2. 9	V _{DD} /3 - 0.2	-	V _{DD} /3 + 0. 2	V	
			5. 0	V _{DD} /3 - 0.2		V _{DD} /3 + 0.2		
COM1 to COM4 HIGH-level output	v	$I_{OL} = -4 \mu A$	2. 9	V _{DD} =0. 2	_		31	
voltage	V _{oн3}		5. 0	V _{DD} =0. 2	-	_	V	
Ports PO and P1 HIGH-level output voltage	V _{OH 4}	$I_{OH} = -450 \ \mu A,$	2. 9	V _{DD} - 0. 45	-	_	V	
vortage		$I_{OH} = -500 \ \mu A$	5. 0	V _{DD} - 0. 50	_	_		

- 1. Configured as LCD driver outputs.
- 2. Configured as p-channel open-drain outputs.
- 3. The measurement circuit for static drive, 1/2 or 1/3 bias is shown in figures 6, 7 and 8, respectively.
- 4. The measurement circuit for static drive, 1/2 or 1/3 bias is shown in figures 9, 10 and 11, respectively.
- 5. The measurement circuit for static drive, 1/2 or 1/3 bias is shown in figures 5, 3 and 4, respectively.

Parameter	Comb o 1	C 1:4:			Rating		Unit	
rarameter	Symbol	Condition	V _{DD} (V)	min	typ	max	Oille	
Ports PO and P1	Ţ	$V_1 = V_{SS}$	2. 9	-	_	1		
LOW-level leakage current	ILL2		5. 0	-	-	1	μΑ	
Ports PO and P1	т	$V_1 = V_{DD},$	2. 9	-1	-	-		
HIGH-LEVEL leakage current	Існа		5. 0	-1	_	-	μΑ	
Port P2 HIGH-level	V _{OH5}	I _{OH} = -1.0 mA,	2. 9	V _{DD} -0. 5	-		V	
output voltage			5. 0	V _{DD} -0.5	-	-		
Port P2 LOW-level	ILL3	$V_1 = V_{SS}$	2. 9	-	-	1	μΑ	
leakage current			5. 0		-	1		
Port P2 HIGH-level	Іьнз	$V_1 = V_{DD}$	2.9	-1	_	-	μΑ	
leakage current			5. 0	-1	_	_		
CA LOW-level	I _{OL 1}	V _{OL} = 0.9 V,	3. 0	2	5		mA	
output current			5. 0	2	5	-		
CA HIGH-level	I _{он1}	$V_{OH} = V_{DD} - 1.5 V,$	3. 0	6	12	-	mA	
output current		$V_{OH} = V_{DD} - 2.5 V,$	5. 0	10	20	_		
V	17	C1 =C2 = 0.1 μ F,	3. 0	1. 3	1.5	1. 7	.,	
V_{DD1} output voltage	V _{DD1-1}	f =32.768 kHz, 1/2 bias. See figure 3	5. 0	2. 4	2. 5	2. 6	- V	
V _{DD1} - V _{DD2}	V	C1 =C2 = 0.1 μ F,	3. 0	1.8	2. 0	2. 2	.,	
voltage differential	V _{DD1-2}	f =32.768 kHz, 1/3 bias. See figure 4	5. 0	3. 1	3. 33	3. 5	V	

- 1. Configured as LCD driver outputs.
- 2. Configured as p-channel open-drain outputs.
- 3. The measurement circuit for static drive, 1/2 or 1/3 bias is shown in figures 6, 7 and 8, respectively.
- 4. The measurement circuit for static drive, 1/2 or 1/3 bias is shown in figures 9, 10 and 11, respectively.
- 5. The measurement circuit for static drive, 1/2 or 1/3 bias is shown in figures 5, 3 and 4, respectively.

Parameter	Symbol	Condi	ition			Rating		Unit	
	- Symbol	Cond		V _{DD} (V)	min	typ	max	Unit	
V _{DD2} output	V _{DD2}	C1 =C2 = 0.1 μ F, f =32.768 kHz, 1/3		3. 0	0.8	1. 0	1. 2	1.7	
voltage	7 002		figure 4	5. 0	1. 4	1. 67	1.8	V	
Power supply		ceramic resona-	Ta = 25 ℃	3. 0	-	0. 2	1		
leakage current	ILK	tor	20 C	5. 0	ı	0. 2	1] ,	
Touridge our romp	ILK		Ta = 50 ℃	3. 0	-	1	5	μΑ	
	ļ		30 C	5. 0	-	1	5		
Oscillator	V	Crystal oscillator , f = 32.768 kHz, C_G = C_D = 20 pF, See note 5.			_	_	2. 3		
start up vortage	V _{ST}	$f = 455 \text{ k}$ $C_{CD} = C_{CG} =$	Ceramic resonator, f = 455 kHz, $C_{\text{CD}} = C_{\text{CG}} = 150 \text{ pF}$, See note 5.		_	-	2. 3	V	
Oscillator sus-	Crystal oscillate, $f = 32.768 \text{ kHz}$, $C_G = C_D = 20 \text{ pF}$, See note 5.		768 kHz, 0 pF,		2	-	-		
taining voltage	V _{sus}	$f = 455 \text{ k}$ $C_{CD} = C_{CG} =$	Ceramic resonator, f = 455 kHz, C _{CD} = C _{CG} = 150 pF, See note 5.		2	_	_	V	

- 1. Configured as LCD driver outputs.
- 2. Configured as p-channel open-drain outputs.
- 3. The measurement circuit for static drive, 1/2 or 1/3 bias is shown in figures 6, 7 and 8, respectively.
- 4. The measurement circuit for static drive, 1/2 or 1/3 bias is shown in figures 9, 10 and 11, respectively.
- 5. The measurement circuit for static drive, 1/2 or 1/3 bias is shown in figures 5, 3 and 4, respectively.

Parameter Symbo		Condition		Unit		
rarameter	3ym001	Condition	min	typ	max	Ont
Oscillator		V_{DD} = 2.3 V, crystal oscillator f = 32.768 kHz, C_{G} = C_{D} = 20 pF, See note 5.	_	-	5	s
start-up time t _s		$V_{\rm DD}$ = 2 V, ceramic resonator, f = 455 kHz, $C_{\rm CG}$ = $C_{\rm CD}$ = 150 pF. See note 5.	-	_	30	ms
Oscillator operating frequency	_		32	32. 768	33	kHz
range	fopg	455 kHz ceramic resonator. See figure 13.	380	455	500	Knz
Crystal oscillator external adjust- ment capacitor range	Съ		16	20	24	pF

- 1. Configured as LCD driver outputs.
- 2. Configured as p-channel open-drain outputs.
- 3. The measurement circuit for static drive, 1/2 or 1/3 bias is shown in figures 6, 7 and 8, respectively.
- 4. The measurement circuit for static drive, 1/2 or 1/3 bias is shown in figures 9, 10 and 11, respectively.
- 5. The measurement circuit for static drive, 1/2 or 1/3 bias is shown in figures 5, 3 and 4, respectively.

Measurement Circuits

The following conditions apply to figures 3 to 5.

- · Ports S and M have their hold transistors enabled.
- · Bidirectional ports are in output mode and are all HIGH.
- · LCD drivers are open-circuit.
- · RESis open-circuit and is connected to an internal resistor.
- · 32 kHz crystal oscillator frequency
- · 455 kHz ceramic oscillator frequency




Figure 2. Input hold transistor




Figure 4. Oscillator characteristics 2





Figure 5. Oscillator characteristics 3



CR oscillator in stop mode.
Figure 6. Supply current measurement 1




Figure 7. Supply current measurement 2




Figure 8. Supply current measurement 3




Figure 9. Supply current measurement 4




Figure 10. Supply current measurement 5




Figure 11. Supply current measurement 6




Figure 12. Crystal oscillator connections




Figure 13. Ceramic oscillator connections

Recommended Oscillators

Oscillator	Manufacturer	Part number	CG/CCG (pF)	CD/CCD(pF)
32. 768 kHz	V	KF-38G	18	18
crystal oscillator	Kyocera	KF-38Y	16	16
	Daishinku	DT-38	15	15
455 kHz ceramic	Kyocera	KBR-455BK	150	150
resonator	Murata	CSB455E	150	150

DEVELOPMENT TOOLS Manuals

- · LC573400 Series User's Manual
- · LC573400 Series Development Tools

Hardware/Software

Software development tools


- Personal computer (MS-DOS based)
- Cross assembler LC573406 EXE (LC573406A) LC573404 EXE (LC573404A)
- · Mask option generator (SU573400.EXE)

Hardware development tools

- · LC5797 evaluation chip
- · LC5797 evaluation board (TB5730)
- EVA420 evaluation board containing the SCR-5730 monitor ROM
- · DCB-1 display and mask option control board (Rev. 3.5)
- · User's application development board

- 1. The RAM capacity of the LC5797 is different to that of the LC573400 series. The LC5797 has a 256 \times 4-bit RAM whereas the LC573400 series has a 128 \times 4-bit RAM.
- 2. When developing software for the LC573400 series on the LC5797 evaluation chip, use only OH to 7H as values for DPH.

LC573400 Series Development System



MASK OPTIONS

Combined ceramic resonator and crystal oscillator operation

The ceramic resonator and crystal oscillators can be combined in several ways as shown in figure 14.




Figure 14. Oscillator configuration 1

In this configuration, the microprocessor cycle time is eight times the ceramic resonator frequency. When the ceramic resonator oscillator is stopped with the CF command, the cycle time is four times the crystal oscillator frequency.

The divider outputs ϕ 1 to ϕ 15 are used to generate the LCD drive waveforms and timing pulses.

Ceramic resonator-only operation

In this configuration, the clock circuitry becomes as shown in figure 15.




Figure 15. Oscillator configuration 2

This configuration offers the same features as the combined oscillator option with the exception that stopping the ceramic resonator oscillator also stops program execution.

Input port LOW-level latching

Ports S and M have a LOW-level input latching transistor mask option as shown in figure 16.




Figure 16. Input latching transistors

Remote control carrier generator

The remote control carrier generator circuitry is shown in figure 17.




Figure 17. Carrier generator circuit

The carrier waveform can be either software selectable from one of the three fixed waveforms 38 kHz with 1/3 duty, 38 kHz with 1/2 duty and 57 kHz with 1/2 duty-or programmable using the overflow from the 8-bit timer.

LCD drive method

Any drive method can be selected from the following list.

- 1. Static drive
- 2.1/2 bias, 1/2 duty
- 3.1/2 bias, 1/3 duty
- 4.1/2 bias, 1/4 duty
- 5.1/3 bias, 1/3 duty
- 6.1/3 bias, 1/4 duty


OPERATING INFORMATION

Reset

The LC573404A/LC573406A can be reset by taking $\overline{\text{RES}}$ LOW or S1 to S4 HIGH. When the LC573404A/LC573406A is reset, the following take place.

- The pull-down resistors of ports S and M are enabled.
- · CA outputs a 38 kHz, ⅓ -duty signal.
- All LCD segments and commons turn ON, and static drive is selected.
- · Segment outputs configured as normal p-channel open-drain outputs go HIGH

TYPICAL APPLICATION



INSTRUCTION SET

The instruction set uses the following abbreviations and symbols.

AC:	Accumulator	ACn:	Accumulator bit n
CF:	Carry flag	DP :	Data pointer
DPL:	Data pointer low nibble	DPH:	Data pointer high nibble
EDP:	Data pointer save register	EDPL:	Data pointer save register low nibble
EDPH:	Data pointer save register high nibble	SP:	Strobe pointer
TREG:	Temporary register	SCFn:	Start condition flag n
CTLn:	Control register n	L(SP):	LCD latch specified by SP
HEFn:	HALT cancel inhibit flag n	ROM:	ROM data
CFCN:	Ceramic resonator oscillator control flag	M:	Memory
M (DP):	Memory addressed by DP	[M(DP)]	:Contents of memory addressed by DP
PC:	Program counter	PCn:	Program counter bit n
PAGE:	Page latch	STSn	Status register n
[P()]	:Contents of port n	χ:	Immediate data
Xn:	Immediate data bit n	PDF:	Input port pull-down flag
SFR:	Special function register	(SFR):	Contents of special function register
CSTF:	Chrono start flag.	SPC:	Strobe pointer control bit
CCF:	Carrier output control flag	():	Contents
[_]	Contents	() :	Complement of contents
[]:	Complement of contents	φn:	Output from stage n of the 15-stage divider
+:	Logical OR	+:	Logical exclusive-OR
• :	Logical AND	←- ;	Transfer direction or result

The special function registers are abbreviated as follows.

TCON	:

Timer control register
Timer/counter register high byte
Port P0

TLOW:

Timer/counter register low byte

THIGH: P0:

CTL4: P1:

Control register 4 Port Pl

P2: Port P2

Mnemo- nic	Instruction code Operation		B y t e s	C y c l e s	Description	Flags
	Accumulator					•
TAAT	0000 0001	AC, TREG←ROM	1	2	Transfers the data from the memory location in the current page, pointed to by the lower 8 bits of PC, to the accumulator and to TREG.	:
MTR	0001 0010	M (DP) ←TREG	1	1	Stores the contents of TREG in the memory location pointed to by DP.	
ASR0	0001 1000	$AC_n \leftarrow AC_{n+1}, AC_3 \leftarrow 0$	1	1	Shifts the contents of the accumulator right and enters 0 into the msb.	
ASR1	0001 1001	$AC_{\bullet} \leftarrow AC_{\bullet+1}, AC_{3} \leftarrow 1$	1	1	Shifts the contents of the accumulator right and enters 1 into the msb.	
ASL0	0001 1010	$AC_n \leftarrow AC_{n-1}, AC_0 \leftarrow 0$	1	1	Shifts the contents of the accumulator left and enters 0 into the lsb.	
ASLI	0001 1011	$AC_n \leftarrow AC_{n-1}, AC_0 \leftarrow 1$	1	1	Shifts the contents of the accumulator left and enters 1 into the lsb.	
INC	1001 1000	AC, M (DP) ←M (DP) +1	1	1	Increments the contents of M(DP) and stores it in the accumulator and in M(DP).	
DEC	1001 1001	AC, M (DP) ← M (DP) -1	1	1	Decrements the contents of M(DP) and stores it in the accumulator and in M(DP).	•
	Arithmetic		'			<u> </u>
ADC	1000 0000	AC← (AC)+[M (DP)]+CF	1	1	Adds the contents of the accumulator to M(DP) with carry and stores the result in the accumulator.	CF
ADC*	1000 1000	AC, M (DP) - (AC) + [M (DP)]+CF	1	1	Adds the contents of the accumulator to M(DP) with carry and stores the result in the accumulator and M(DP).	CF
ADCI X	1 0 0 1 0 0 0 0 X ₃ X ₂ X ₁ X ₀	AC← (AC) +X+CF	2	2	Adds the contents of the accumulator to the immediate data with carry and stores the result in the accumulator.	CF

LC573404A, 573406Á

Mnemo- nic	Instruction code	Operation	B y t e	C y c l	Description	Flags
SBC	1000 0001	AC← (AC) +[M (DP)]+CF	1	s	Subtracts the contents of M(DP) from the accumulator with	CF
SBC*	1000 1001	AC, M (DP) ← (AC) + [M (DP)]+CF	1	1	Subtracts the contents of M(DP) from the accumulator with	CF
SBCI X	1001 0001	$AC \leftarrow (AC) + \overline{X} + CF$	2	2	carry and stores the result in the accumulator and M(DP). Subtracts the immediate data from the accumulator with	CF
ADD	X ₃ X ₂ X ₁ X ₀	AC← (AC)+[M (DP)]	1	1	Adds the contents of the accumulator to the contents of	CF
ADD*	1000 1010	AC, M (DP) ← (AC) + [M (DP)]	ì	1	M(DP) and stores the result in the accumulator. Adds the contents of the accumulator to the contents of	CF
ADDI X	1001 0010	AC← (AC) +X	2	2	M(DP) and stores the result in the accumulator and M(DP). Adds the contents of the accumulator to the immediate	CF
SUB	X ₃ X ₂ X ₁ X ₀	AC← (AC) +[M(DP)]+1	1	1	data and stores the result in the accumulator. Subtracts the contents of M(DP) from the accumulator	CF
SBC*	1000 1011	$AC, M(DP) \leftarrow (AC) + M(DP) + 1$	1	1	and stores the result in the accumulator. Subtracts the contents of M(DP) from the accumulator	CF
SBCI X	1001 0011	AC← (AC) +X+1	2	2	and stores the result in the accumulator and M(DP).	CF
	X ₃ X ₂ X ₁ X ₀				Subtracts the immediate data from the accumulator and stores the result in the accumulator.	Cr
ADN	1000 0100	AC← (AC) +[M (DP)]	1	1	Adds the contents of the accumulator to the contents of M(DP) and stores the result in the accumulator.	
ADN*	1000 1100	AC, M (DP) ← (AC) + [M (DP)]	1	l	Adds the contents of the accumulator to the contents of M(DP) and stores the result in the accumulator and M(DP).	
ADNI X	1 0 0 1 0 1 0 0 X ₃ X ₂ X ₁ X ₀	AC← (AC) +X	2	2	Adds the contents of the accumulator to the immediate data and stores the result in the accumulator.	
	Logical					
AND	1000 0101	AC← (AC) ^[M (DP)]	1	1	Takes the logical AND of the contents of the accumulator and the contents of M(DP) and stores the result in the accumulator.	
AND*	1000 1101	AC, M (DP) ← (AC) / [M (DP)]	1	1	Takes the logical AND of the contents of the accumulator and the contents of M(DP) and stores the result in the accumulator and in M(DP).	
ANDI X	1 0 0 1 0 1 0 1 X ₃ X ₂ X ₁ X ₀	AC←(AC)∧X	2	2	Takes the logical AND of the contents of the accumulator and the immediate data and stores the result in the accumulator.	
EOR	1000 0110	AC← (AC) → [M (DP)]	1	1	Takes the logical exclusive-OR of the contents of the accumulator and the contents of M(DP) and stores the result in the accumulator.	
EOR*	1000 1110	$AC, M (DP) \leftarrow (AC) \smile [M (DP)]$	1	1	Takes the logical exclusive-OR of the contents of the accumulator and the contents of M(DP) and stores the result in the accumulator and in M(DP).	
EORI X	1 0 0 1 0 1 1 0 X ₃ X ₂ X ₁ X ₀	AC←(AC) ⇔X	2	2	Takes the logical exclusive-OR of the contents of the accumulator and the immediate data and stores the result in the accumulator.	
OR	1000 0111	AC←(AC)√[M(DP)]	1	1	Takes the logical OR of the contents of M(DP) and the accumulator and stores the result in the accumulator.	
OR*	1000 1111	AC, M (DP) ← (AC) √[M (DP)]	1	1	Takes the logical OR of the contents of M(DP) and the accumulator and stores the result in the accumulator and in M(DP).	
ORI X	1 0 0 1 0 1 1 1 X ₃ X ₂ X ₁ X ₀	$AC \leftarrow (AC) \searrow X$	2	2	Takes the logical OR of the contents of the accumulator and the immediate data and stores the result in the accumulator.	

,						
Mnemo- nic	Instructuion code	Operation	B y t	C y c	Description	Flags
			e s	l e s		
	Data pointer					
SDPL	0 0 0 1 1 1 0 0	DPL←(AC)	1	l	Stores the contents of the accumulator in DPL.	
SDPH	0001 1101	DPH← (AC)	1	ı	Stores the contents of the accumulator in DPH.	
LDPL	1111 1101	AC← (DPL)	1	1	Loads the contents of DPL into the accumulator.	
LDPH	1111 1110	AC← (DPH)	1	1	Loads the contents of DPH into the accumulator.	
MDPL X	1 0 1 1 X ₃ X ₂ X ₁ X ₀	DPL←X	ì	1	Stores the immediate data in DPL.	
морн х	1 1 0 0 X ₃ X ₂ X ₁ X ₀	DPH←X	1	1	Stores the immediate data in DPH.	
EDPL	0001 1110	(DPL) ←→ (EDPL)	ı	1	Swaps the contents of DPL and EDPL.	
EDPH	0001 1111	(DPH) ←→ (EDPH)	1	ì	Swaps the contents of DPH and EDPH.	
IDPL	1001 1010	DPL (DPL)+1	1	1	Increments the contents of DPL and stores the result in DPL.	
IDPH	1001 1100	DPH← (DPH) + 1	1	1	Increments the contents of DPH and stores the result in DPH.	
DDPL	1001 1011	DPL← (DPL) -1	1	1	Decrements the contents of DPL and stores the result in DPL.	
DDPH	1001 1101	DPH← (DPH) -1	1	1	Decrements the contents of DPH and stores the result in DPH.	
SSP	1010 1110	SP← (AC)	l	1	Stores the contents of the accumulator in SP.	
LSP	1010 1010	AC←(SP)	1	ì	Loads the contents of SP into the accumulator.	
MSP X	1 1 1 0 X ₃ X ₂ X ₁ X ₀	SP←X	1	1	Stores the immediate data in SP.	
ISP	1001 1110	SP← (SP)+1	1	1	Increments the contents of SP and stores the result in SP.	
DSP	1001 1111	SP← (SP) -1	1	1	Decrements the contents of SP and stores the result in SP.	
	Flag					
LHILT	1010 1011	AC←(STS2), STS2←0	1	1	Loads the contents of STS2 into the accumulator and clears STS2.	SCF1~4
L500	1010 1100	AC←(STS1), SCF0←0	1	1	Loads the contents of STS1 into the accumulator and clears SCF0.	SCF0
CSP	0000 0100	CSTF←0	ì	1	Clears CSTF.	CSTF
CST	0000 0101	CSTF←1	1	1	Sets CSTF.	CSTF
RC5	0000 0110	HEF0←0	1	1	Clears HEFO to prevent HALT-mode cancellation when the divider overflows.	HEF0
SC5	0000 0111	HEF0←1	l	1	Sets HEFO to enable HALT-mode cancellation when the divider overflows.	HEF0
RCF	1111 0000	CF←0	1	1	Clears CF.	CF
SCF	1111 0001	CF←1	1	1	Sets CF.	CF
	Data transfer					
LDA	1010 1001	AC←[M (DP)]	l	1	Loads the contents of M(DP) into the accumulator.	
STA	1010 1100	M (DP) ← (AC)	l	1	Stores the contents of the accumulator in M(DP).	CF
LDI X	0 0 1 1 X ₃ X ₂ X ₁ X ₀	AC←X	l	1	Loads the immediate data into the accumulator.	
MVI X	0 0 1 0 X ₃ X ₂ X ₁ X ₀	M (DP) ←X	1	1	Loads the immediate data into M(DP).	

LC573404A, 573406A

Mnemo-	Instruction code	Operation	y t e s	C y c l e s	Description				
_	CPU control		<u>.j.</u>						
HALT	0000 0000	CPU halted	1	1	tops the CPU. HALT mode is cancelled by the interact f the SIC X and SC5 commands.	ion			
į					stores the immediate data in CTL2. The lower 4 bits of instruction code control the HALT mode cancellation. The functions of these bits, XO to X3, are described by				
					Xo This bit sets HEF1, cancelling HALT mode with the divider overflow signal.				
					X, This bit sets HEF2, cancelling HALT mode with a rising edge on port S.				
					X ₂ This bit sets HEF3, cancelling HALT mode with a rising edge on port M.				
•					X, This bit sets HEF4, cancelling HALT mode with the 10 Hz timing pulse.				
NOP	1111 1111	NO OPERATION.	l	1	o Operation.				
	Input/output		1	Т		 -1			
IPS	1010 1111	AC←-[P(S)]	l	1	oads the input data on port S into the accumulator.				
IPM	1010 1000	AC←[P(M)]	1	1	oads the input data on port M into the accumulator.				
SPDR X	1 1 1 1 0 1X ₁ X ₀	PDF←X	1	1	stores the immediate data in PDF. PDF controls the nternal pull-down resistors on ports S and M. he functions of bits XO and X1 are described below.	PDF			
					The pull-down resistors on port S are enabled when XO is set and disabled when XO is cleared.				
					The pull-down resistors on port M are enabled whe X1 is set and disabled when X0 is cleared.	n			
OUT	1111 1100	When SPC = 0 and SP = 0H to CH, EH or FH, L(SP) ← (AC) and [M(DP)]	1	1	Transfers the contents of M(DP) and the accumulator to the LCD driver specified by SP.				
		When SPC = 0 and SP = DH, CTL3 ← (AC)			Stores the contents of the accumulator in CTL3.				
		When SPC = 1, SFR ← (AC)			tores the contents of the accumulator in SFR.				
TWRT	0000 0010	When SPC = 0 and SP = 0H to CH, EH or FH, L(SP) — ROM	1	2	ransfers the lower eight bits of PC in the current posterior the accumulator, and the ROM data, pointed to by accumulator and M(DP), to the LCD driver specified by	he			
		When SPC = 0 and SP = DH, CTL3 ← (AC)			ransfers the lower eight bits of PC in the current poor the accumulator, and the upper eight bits of the Fata, pointed to by the accumulator and M(DP), to CTL	CCF CCF			
		When SPC = 1, SFR ← (AC)			ransfers the lower eight bits of PC in the current po the accumulator, and the upper four or eight bits OM data, pointed to by the accumulator and M(DP), to	of the			
IN	0001 0111	When SPC = 0 and SP = 0H to CH, EH or FH, this instruction is invalid.	1	1	he execution of the IN comand when SPC = 1 and SP = H, EH or FH will result in the device malfunctioning o should not be used.				
		When SPC = 0, and SP = DH, AC ← (STS3)			oads the contents of STS3 into the accumulator.				
		When SPC = 1, AC ← (SFR)			oads the contents of SFR into the accumulator.				

LC573404A, 573406A

Mnemo- nic	Instructio	on code	Operation	B y t	C y c	Description	Flags
				s	e s		
JMP X	0 0 0 0 X ₇ X ₈ X ₈ X ₄	1X10X9X8 X3X2X1X0	$(PC_{10} \sim PC_{0}) \leftarrow X_{10} \sim X_{0}$	2	2	Transfers the data specified by X0 to X10 to the program counter and makes an unconditional jump.	
BABO X	0 1 0 0 X ₇ X ₆ X ₅ X ₄	1X10X9X8 X3X2X1X0	if AC ₀ =1 THEN (PC ₁₀ ~PC ₀) 4X ₁₀ ~X ₀	2	2	If bit 0 of the accumulator is set, transfers the data specified by X0 to X10 to the program counter and jumps to that address. If the bit is not set, the program counter is incremented.	
BAB1 X	0 1 0 1 X7X6X6X4	1X10X9X8 X3X2X1X0	if AC₁=1 THEN (PC₁₀~PC₀) ←-X₁₀~X₀	2	2	If bit 1 of the accumulator is set, transfers the data specified by X0 to X10 to the program counter and jumps to that address. If the bit is not set, the program counter is incremented.	
BAB2 X	0 1 1 0 X ₇ X ₆ X ₆ X ₄	1X10X9X8 X3X2X1X0	if $AC_2=1$ THEN $(PC_{10} \sim PC_0) \leftarrow X_{10} \sim X_0$	2	2	If bit 2 of the accumulator is set, transfers the data specified by X0 to X10 to the program counter and jumps to that address. If the bit is not set, the program counter is incremented.	
BAB3 X	0 1 1 1 X ₇ X ₆ X ₆ X ₄	1X10X9Xa X3X2X1X0	if AC₃=1 THEN (PC₃₀~PC₀) ←X₁₀~X₀	2	2	If bit 3 of the accumulator is set, transfers the data specified by X0 to X10 to the program counter and jumps to that address. If the bit is not set, the program counter is incremented.	
BAZ X	0 1 0 0 X ₇ X ₈ X ₅ X ₄	0X10X9X8 X3X2X1X0	if AC=0 THEN (PC₁₀~PC₀)←X₁₀~X₀	2	г	If the accumulator is zero, transfers the data specified by XO to XIO to the program counter and jumps to that adress. If the accumulator is not zero, the program counter is incremented.	
BANZ X	0 1 0 1 X ₇ X ₆ X ₅ X ₄	0X10X9X8 X3X2X1X0	if AC≠0 THEN (PC₁₀~PC₀)←X₁₀~X₀	2	2	If the accumulator is not zero, transfers the data specified by XO to XIO to the program counter and jumps to that address. If the accumulator is zero, the program counter is incremented.	
BCNH X	0 1 1 0 X ₇ X ₆ X ₆ X ₄	0X10X9X8 X3X2X1X0	if CF≠1 THEN (PC₁₀~PC₀)←X₁₀~X₀	2	2	If CF is cleared, transfers the data specified by X0 to X10 to the program counter and jumps made to that address. If CF is set, the program counter is incremented.	
ВСН Х	0 1 1 1 X ₇ X ₈ X ₅ X ₄	0X10X9Xa X3X2X1X0	if CF=1 THEN $(PC, _{0} \sim PC_{0}) \leftarrow X_{1, 0} \sim X_{0}$	2	2	If CF is set, transfers the data specified by XO to X1O to the program counter and jumps to that address. If CF is cleared, the program counter is incremented.	
PAGE	0001	0 0 0 1	PAGE←[M(DP)]	1	1	Transfers the contents of M(DP) to the data page latch.	
JMP*	0001	0000	$PC_{10} \sim PC_{0} \leftarrow (PAGE)$ $PC_{7} \sim PC_{4} \leftarrow (AC)$ $PC_{3} \sim PC_{0} \leftarrow [M(DP)]$	1	1	Transfers the data from the accumulator, page latch and the contents of M(DP) to the program counter and jumps to that address.	
ROMO	1 1 0 0 0 0 1 0	1 0 0 0 0 0 0 0 0	PC, 2~PC _{1,1} ←0	2 .	2	Selects ROM bank 0.	
ROMI	1 1 0 0 0 0 1 0	1000.	PC ₁₂ ~PC ₁₁ ←1	2	2	Selects ROM bank 1.	
ROM2	1 1 0 0 0 0 1 0	1 0 0 0 0 0 1 0	PC ₁₂ ~PC ₁₁ ←2	2	2	Selects ROM bank 2.	
JSR X	0 0 0 0 X ₇ X ₆ X ₆ X ₄	1X10XpXp X3X2X1X0	STACK← (PC) +2 (PC, o~PCo) ←X, o~Xo	2	2	Pushes PC + 2 onto the stack, transfers the data specified by X0 to X10 to the program counter and calls the subroutine at that address.	
RTS	0 0 0 1	0 0 1 1	PC←(STACK)	1	1	Recovers the program counter from the stack and returns from the subroutine.	
	Miscellaneo	ous		•	-		.,
SPC0	1100	1 0 0 1 0 0 0 0	SPC←0	2	2	Clears the SPC flag.	SPC
SPC1	1100	1 0 0 1 0 0 0 1	SPC←1	2	2	Sets the SPC flag.	SPC
			· · · · · · · · · · · · · · · · · · ·	+-	_		

Instruction Set Summary

Lower	0	ì	2	3	4	5	6	7	8	9	A	В	С	D	Ε	F
Upper																
0	HALT	TAAT	TWRT	-	CSP	CST	RC5	SC5			JMP	X				
1	JMP*	PAGE	MTR	RTS	-	-	-	IN	ASRO	ASRI	ASL0	ASL1	SDPL	SDPH	EDPL	EDPH
2				ZIVI X												A.B. Carlotte
3				LDI X												
4				BAZ X								BAB0	χ			
5				BANZ	X							BAB1	X			
6				BCNH	Х				BAB2 X							
7				BCH >	(•	BAB3 X							
8	ADC	SBC	ADD	SUB	ADN	AND	EOR	OR	ADC*	SBC*	ADD*	SUB*	ADN*	AND*	EOR*	0R*
9	ADCI	SBCI	ADD1	SUBI	ADNI	ANDI	EORI	ORI	INC	DEC	IDPL	DDPL	IDPH	DDPH	ISP .	DSP
A		L	J.,	JSR)	(IPM	LDA	LSP	LHLT	L500	STA	SSP	IPS
В				MDPL	χ											
С				MDPH	X				ROMX	SPCX						
D				SIC	(
Е			•	MSP 7	(-
F	RCF	SCF	NOP	NOP.		SPDR 2	X		-	_	-	CSEC	our	LDPL	LDPH	NOP

XXX :1 Byte, I Cycle command

ROMX is the first byte of the $ROMO\,(C820H)$, $ROMI\,(C821H)$ and $ROM2\,(C822H)$ commands.

XXX :2 Byte, 2 Cycle command

SPCX is the first byte of the SPCO(C920H) and SPC1(C921H) commands.

XXX :1 Byte, 2 Cycle command