SANYO

# CMOS IC

# LC4102C-T2A

# LCD Dot Matrix Common Driver for STN Displays

# Preliminary

#### Overview

The LC4102C-T2A is a common driver for large-scale dot matrix LCD panels. It includes a 160-bit bidirectional shift register and 4-level LCD driver circuits. The number of bits can be further increased by using the provided input and output pins to connect multiple LC4102C-T2A in cascade. The LC4102C-T2A and the LC4104C-T2A LCD dot matrix segment driver IC form a large-screen LCD panel driver chip set.

### Features

- Fabricated in a CMOS (P-sub) high-voltage process.
- LCD drive voltage: 36 V
- Logic system power-supply voltage: 2.7 to 5.5 V
- fcp max: 2.5 MHz
- Bidirectional shift register
- The shift register can be split into two 80-bit registers. (Two screens drivable)
- DISPOFF function that locks the drive voltages output to the LCD at fixed levels.
- Display duty: 1/160 to 1/480
- Package: TCP (Tape Carrier Package)

## **Specifications**

The electrical characteristics values shown below are for devices packaged in the SANYO standard PGA-208 package. **Absolute Maximum Ratings at V\_{SS} = 0** 

Parameter	Symbol	Applicable pins	Ratings	Unit
	V <sub>DD</sub> max	V <sub>DD</sub>	-0.3 to +7.0	V
Supply voltage	V <sub>EE</sub> max	V <sub>EE</sub>	-0.3 to +40.0	V
	V <sub>SSH</sub> max	V <sub>SSH</sub>	-0.3 to +0.3	V
Input voltage	V <sub>IN</sub>	*1	-0.3 to V <sub>DD</sub> + 0.3	V
	V0, V1	V0, V1 *2	$V_{\text{EE}}$ – 7.0 to $V_{\text{EE}}$ + 0.3	V
	V4	V4 *2	–0.3 to V <sub>SS</sub> + 7.0	V
	V5	V5 *2	-0.3 to +0.3	V
Operating temperature	Topr		-20 to +75	°C
Storage temperature	Tstg		-55 to +125	°C

Note: 1. LOAD, RS/LS, DISP, DF, DIO1, DIO160, DMIN and MODE

2. The voltages V0, V1, V4, and V5 must obey the relationships  $V_{EE} \ge V0 \ge V1 \ge V_{EE} - 7$  V, and 7 V  $\ge V4 \ge V5 \ge V_{SSH}$ .

- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co., Ltd. Semiconductor Company TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

#### Allowable Operating Ranges at $V_{SS}$ = 0, Ta = –20 to +75 $^\circ C$

Parameter	Cumbol	Applicable size		Unit			
Falameter	Symbol	Applicable pins	min	typ	max	Onit	
	V <sub>DD</sub>	V <sub>DD</sub>	2.7		5.5	V	
Supply voltage	V <sub>EE</sub>	V <sub>EE</sub>	14		36	V	
	V <sub>SSH</sub>	V <sub>SSH</sub>		0		V	
Input high-level voltage	V <sub>IH</sub>	*1	$0.8 \times V_{DD}$		V <sub>DD</sub>	V	
Input low-level voltage	VIL	*1	0		$0.2 \times V_{\text{DD}}$	V	
	V0, V1	V0, V1 *2	V <sub>EE</sub> – 7.0		V <sub>EE</sub>	V	
Input voltage	V4	V4 *2	0		V <sub>SSH</sub> + 7.0	V	
	V5	V5 *2		0		V	

Note: 1. LOAD, RS/LS, DISP, DF, DIO1, DIO160, DMIN and MODE

2. The voltages V0, V1, V4, and V5 must obey the relationships  $V_{EE} \ge V0 \ge V1 \ge V_{EE} - 7$  V, and 7 V  $\ge V4 \ge V5 \ge V_{SSH}$ .

When turning on the power supplies, first turn on the logic system power supply and then turn on the high-voltage system power supply; alternatively, turn both on at the same time.

When turning off the power supplies, first turn off the high-voltage system power supply and then turn off the logic system power supply; alternatively, turn both off at the same time.

#### Electrical Characteristics at Ta = -20 to +75 $^{\circ}C$ , $V_{DD}$ = 2.7 to 5.5 V, $V_{SS}$ = 0 V

Parameter	Symbol	Appliaghte ping		Unit			
Parameter	Symbol	Applicable pins	min	typ	max	Unit	
Input high-level current	IIH	$V_{IN} = V_{DD}^{*1}$			1	μA	
Input low-level current	IIL	$V_{IN} = V_{SS}^{*1}$	-1			μΑ	
Output high-level voltage	V <sub>OH</sub>	I <sub>OH</sub> = -0.4 mA, DIO1, DIO160	$0.8 \times V_{DD}$		V <sub>DD</sub>	V	
Output low-level voltage	V <sub>OL</sub>	I <sub>OL</sub> = 0.4 mA, DIO1, DIO160	V <sub>SS</sub>		$0.2 \times V_{DD}$	]	
Output on resistance	RON0	V <sub>OUT</sub> = V0 – 0.5 V *2, OUT1 to 160			1000		
	RON1	V <sub>OUT</sub> = V1 – 0.5 V *2, OUT1 to 160			1000	Ω	
	RON4	V <sub>OUT</sub> = V4 + 0.5 V * <sup>2</sup> , OUT1 to 160			1000	52	
	RON5	V <sub>OUT</sub> = V5 + 0.5 V * <sup>2</sup> , OUT1 to 160			1000		
Current drain 1	I <sub>DD</sub>	V <sub>DD</sub> *3			200	μA	
Current drain 2	I <sub>DDH</sub>	V <sub>DD</sub> *4			500	μΑ	


Note: 1. LOAD, RS/LS, DISP, DF, DIO1, DIO160, DMIN and MODE

2.  $V_{OUT}$  is the voltage applied by on-state outputs. V0 =  $V_{EE}$ , V1 = 19/20 ( $V_{EE} - V_{SSH}$ ), V4 = 1/20 ( $V_{EE} - V_{SSH}$ ), V5 =  $V_{SSH}$ ,  $V_{SSH} = V_{SS}$ 

3.  $V_{DD}$  = 2.7 to 5.5 V,  $f_{CP}$  = 50 kHz

4.  $f_{DF}$  = 100 Hz, with no output load, V<sub>EE</sub> = 36 V, for a single data shift


#### **Block Diagram**



A13673

Parameter	Cumphel	Conditions		Unit			
Parameter	Symbol	Conditions	min	typ	max	Unit	
Clock frequency	fload	LOAD			2.5	MHz	
High-level clock pulse width	twl	LOAD	100				
Input setup time	tsu	LOAD, DIOn, DMIN	100				
Input hold time	th	LOAD, DIOn, DMIN	30				
LOAD rising time	tr	LOAD			30	ns	
LOAD falling time	tf	LOAD			30		
DIO output delay time	tpld	LOAD, DIOn: 30 pF capacitance load			200		
LOAD-on delay time	tplo	LOAD, OUTn: 100 pF capacitance load			1.0		
DF-on delay time tpd		DF, OUTn: 100 pF capacitance load				- µs	

## **Switching Characteristics**




A13674

#### **Pin Functions**

Symbol	I/O	Function									
		LCD drive outputs									
	ο	DF	Data	DISP	OUTn	]					
OUT1 to		L	Н	н	V0						
		н	L	Н	V1						
OUT160		L	L	Н	V4						
		Н	Н	Н	V5						
		*	*	L	V5	*: don't care					
V0	I	V0 level dri	-								
V1		V1 level dri		•							
V4	1	V4 level dri	-								
V5	I	V5 level dri	ve voltage	input							
VEE	-	High-voltag	je block po	wer supply							
V <sub>SSH</sub>	-	High-voltag	e block gro	ound							
DISP	I	LCD off fun	LCD off function. All outputs will be held at a fixed V5 level when this pin is low.								
DF	I	Alternation	Alternation input								
LOAD	1	Data shift p	Data shift pulse input (falling edge)								
MODE	I	Data shift d	lirection sp	ecification i	input						
RS/LS	I	MODE	RS/LS	1	Shift dire	action	DIO1	DIO160	DMIN	1	
		L	L		OUT160 -		OUT	IN	*	-	
		L	н		$OUT1 \rightarrow 0$		IN	OUT	*	-	
DIO1	I/O	$\begin{array}{c c c c c c c c c c c c c c c c c c c $									
DMIN DIO160	I I/O	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$									
		*: don't care (Must be fixed at low or high.)									
V <sub>DD</sub>	_	Logic system power supply									
V <sub>SS</sub>	_	Logic system ground									

**Pin Assignment** 




A13675

Note: This figure shows the chip pattern surface as seen from abobe. This figure dose not stipulate the TCP package.

#### **Package Dimensions**

unit: mm LC4102C-T2A



- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of February, 2002. Specifications and information herein are subject to change without notice.