

LC35V1000BM, BTS-70U

Asynchronous Silicon Gate 1M (131,072 words ×8 bits) SRAM

Preliminary

Overview

The LC35V1000BM and LC35V1000BTS-70U are asynchronous silicon gate CMOS static RAM devices with a 131,072-word by 8-bit structure. They provide two chip enable pins ($\overline{\text{CE1}}$ and CE2) for device select/deselect control and one output enable pin ($\overline{\text{OE}}$) for output control. They feature high speed, low power, and a wide operating temperature range. This makes them optimal for use in systems that require high speed, low power, and battery backup. They also support easy memory expansion.

Features

- Low-voltage operation: 3.0 to 3.6 V
- Wide operating temperature range: -40 to +85°C
- Access time: 70 ns (maximum): LC35V1000BM and LC35V1000BTS-70U.
- · Low current drain

Standby mode: 0.05 μA (typical*) at Ta = +25°C *:

When $V_{CC} = 3.0 \text{ V}$

 $10.0 \,\mu\text{A}$ (maximum) at $Ta = +70^{\circ}\text{C}$

20.0 μ A (maximum) at Ta = +85°C

- Data retention voltage: 2.0 to 3.6 V
- No clock required (fully static circuits)
- Input/output shared function pins, 3-state output pins
- Package

32-pin SOP (525 mil) plastic package:

LC35V1000BM


32-pin TSOP (8 ×14 mm) plastic package:

LC35V1000BTS

Package Dimensions


unit: mm

3205A-SOP32



unit: mm


3228A-TSOP32DA




- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein


LC35V1000BM, BTS-70U

Pin Assignment





Block Diagram



Pin Functions

A0 to A16	Address input
WE	Ready/write control input
ŌĒ	Output enable input
CE, CE2	Chip enable input
I/O1 to I/O8	Data I/O
V _{CC} , GND	Power supply, ground

Function Table

Mode	CE1	CE2	ŌĒ	WE	I/O	Supply current
Ready cycle	L	Н	L	Н	Data output	I _{CCA}
Write cycle	L	Н	Х	L	Data input	I _{CCA}
Output disable	L	Н	Н	Н	High impedance	I _{CCA}
Unselected	Н	Х	Х	Х	High impedance	Iccs
Unselected	Х	L	Х	Х	High impedance	Iccs

Note: X indicates H or L.

Specifications

Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{CC} max		4.6	V
Input pin voltage	V _{IN}		-0.3* to V _{CC} + 0.3	V
I/O pin voltage	V _{I/O}		-0.3 to V _{CC} + 0.3	V
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

^{*:} For pulse widths under 30 ns: -2.0 V

Note: This chip may be destroyed if any stress in excess of the absolute maximum ratings is applied.

I/O Capacitances at $Ta = 25^{\circ}C$, f = 1 MHz

Parameter	Symbol	Symbol Conditions		Unit		
	Symbol	Conditions	min	typ	max	Offic
Input capacitance	C _{IN}	V _{IN} = 0 V		6	10	pF
I/O capacitance	C _{I/O}	V _{I/O} = 0 V		6	10	pF

Note: These parameters are not measured for all devices, but are sampled values.

LC35V1000BM, BTS-70U

DC Allowable Operating Range at $Ta = -40 \text{ to } +85^{\circ}\text{C}$

Parameter	Symbol	Conditions		Unit		
		Conditions	min	typ	max	
Supply volgate	V _{CC}		3.0	3.3	3.6	V
High-level input voltage	V _{IH}		0.8V _{CC}		V _{CC} + 0.3	V
Low-level input voltage	V _{IL}		-0.3*		0.2V _{CC}	V

Note: * The minimum value is –2.0 V for pulse width under 30 ns.

DC Electrical Characteristics at $Ta = -40 \ to \ +85^{\circ}C, \ V_{CC} = 3.0 \ to \ 3.6 \ V$

D	0	Conditions			1.1		
Parameter	Symbol	Conditions		min	typ	max	Unit
Input leakage current	ILI	V _{IN} = 0 to V _{CC}		-1.0		+1.0	μA
I/O leakage current	I _{LO}	$V_{\overline{CE1}} = V_{IH} \text{ or } V_{CE2} = V_{IL} \text{ or } V_{\overline{OE}} = V_{IH} \text{ or } V_{\overline{WE}} = V_{IL}, V_{I/O} = 0 \text{ to } V_{CC}$	-1.0		+1.0	μA	
Output high lovel voltage	V _{OH1}	V _{OH1} = −2.0 mA	V _{OH1} = −2.0 mA				V
Outpu high-level voltage V _{OH2}		V _{OH2} = -100 μA	V _{CC} – 0.1			V	
Outpu low-level voltage V _{OL1}		V _{OL1} = 2.0 mA				0.4	V
		V _{OL2} = -100 μA			0.1	V	
Operating supply current	I _{CCA2}	$V_{\overline{CE1}} = V_{IL}$, $V_{CE2} = V_{IH}$, $I_{I/O} = 0$ mA, $V_{IN} = V_{IN}$	I _H or V _{IL}			1.2	mA
(CMOS inputs)	1	$V_{\overline{CE1}} = V_{IL}, V_{CE2} = V_{IH},$	min cycle			25	mA
	I _{CCA3}	$I_{I/O} = 0$ mA, $V_{IN} = V_{IH}$ or V_{IL} , DUTY100%	1 µs cycle		2		IIIA
Standby mode supply current		V _{CE2} ≤ 0.2 V or	Ta ≤ 85°C			20	
(V _{CC} - 0.2 V/0.2 V inputs)	I _{CCS1}	(V CE1 ≥ V _{CC} - 0.2 V,	Ta ≤ 70°C			10	μA
		V _{CE2} ≥ V _{CC} - 0.2 V)	Ta ≤ 25°C		0.05		
(CMOS inputs)	I _{CCS2}	$V_{\overline{CE1}} = V_{IH}$ or $V_{CE2} = V_{IL}$, $V_{IN} = 0$ to V_{CC}				0.4	mA

Note: * Reference values when V_{CC} = 3.0 V and Ta = 25°C.

AC Electrical Characteristics at $Ta = -40~to~+85^{\circ}C,~V_{CC} = 3.0~to~3.6~V$

AC test conditions

Input pulse voltage levels: $V_{IL} = 0.2 V_{CC}$, $V_{IH} = 0.8 V_{CC}$

Input rise and fall times: 5 ns

Input and output timing leves: $0.5 V_{CC}$

Output load: 30 pF (including the jig capacitance)

Read cycle


Parameter	Symbol	min	max	Unit
Read cyle time	t _{RC}	70		ns
Address access time	t _{AA}		70	ns
CE1 access time	t _{CA1}		70	ns
CE2 access time	t _{CA2}		70	ns
OE access time	t _{OA}		40	ns
Output hold time	t _{OH}	10		ns
CE1 output enable time	t _{COE1}	5		ns
CE2 output enable time	t _{COE2}	5		ns
OE output enable time	toce	0		ns
CE1 output disable time	t _{COD1}		35	ns
CE2 output disable time	t _{COD2}		35	ns
OE output disable time	t _{OOD}		30	ns

Write cycle


Parameter	Symbol	min	max	Unit
Write cyle time	t _{WC}	70		ns
Address setup time	t _{AS}	0		ns
Write pulse width	tWP	50		ns
CE1 setup time	t _{CW1}	60		ns
CE2 setup time	t _{CW2}	60		ns
Write recovery time	t _{WR}	0		ns
OE1 write recovery time	t _{WR1}	0		ns
CE2 write recovery time	t _{WR2}	0		ns
Data setup time	t _{DS}	40		ns
Data hold time	t _{DH}	0		ns
OE1 data hold time	t _{DH1}	0		ns
CE2 data hold time	t _{DH2}	0		ns
WE output enable time	t _{WOE}	5		ns
WE output disable time	t _{WOD}		35	ns

Timing Charts


Read cycle (1)




Write cycle (1) (WE write)



Write cycle (2) (CE1 write)



Write cycle (2) (CE2 write)




- Notes: 1. The times t_{COD1} , t_{COD2} , t_{OOD} , and t_{WOD} are stipulated as the times until the output reaches the high-impedance state. They are not stipulated by output voltage level.
 - 2. Do not apply reverse phase signals to the data outputs when the data outputs are in the output state.
 - 3. t_{WP} is the period that $\overline{CE1}$ and \overline{WE} are at the low level and $\overline{CE2}$ is at the high level, and is defined as the time from the fall of \overline{WE} until the rise of $\overline{CE1}$ or \overline{WE} or the fall of $\overline{CE2}$, whichever occurs first.
 - 4. t_{CW1} and t_{CW2} are the period that $\overline{CE1}$ and \overline{WE} are at the low level and $\overline{CE2}$ is at the high level, and are defined as the time from the fall of $\overline{CE1}$ or the rise of $\overline{CE2}$ to the rise of either $\overline{CE1}$ or \overline{WE} or the fall of $\overline{CE2}$, whichever occurs first.
 - 5. The data outputs go to the high-impedance state when any one of the following states hold: \overline{OE} is at the high level, $\overline{CE1}$ is at the high level, $\overline{CE2}$ is at the low level, or \overline{WE} is at the low level.
 - 6. If \overline{OE} is at the high level during the write cycle, the data outputs will go to the high-impedance state.

Data Retention Characteristics at $Ta = -40 \text{ to } +85^{\circ}\text{C}$


Parameter	Symbol	cymbol Conditions			Unit		
Farameter	Symbol		min	typ	max	Offic	
Data retention cumply voltage	V _{DR1}	$V_{\overline{CE1}} \ge V_{CC} - 0.2 \text{ V}, V_{CE2} \ge V_{CC} - 0.2 \text{ V or } V_{CE2} \le 0.2 \text{ V}$		2.0		3.6	V
Data retention supply voltage	V _{DR2}	V _{CE2} ≤ 0.2 V	2.0		3.6	V	
Data retention supply current	I _{CCDR1}	$V_{CC} = 3.0 \text{ V}, V_{\overline{CE1}} \ge V_{CC} - 0.2 \text{ V},$	-40°C to +85°C			16	
		$V_{CE2} \ge V_{CC} - 0.2 V$	-40°C to +70°C			8	μA
		or V _{CE2} ≤ 0.2 V	+25°C		0.05		
Chip enable setup time	t _{CDR}			0			ns
Chip enable hold time	t _R			5			ms

Note: * Ta = +25°C

Data Retention Waveforms (1) (CE1 control)



Data Retention Waveforms (2) (CE2 control)



- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of April, 2002. Specifications and information herein are subject to change without notice.