

**SANYO**No. ~~※~~4701**LC33864P, M, PL, ML-70/80/10****512 K (65536 words × 8 bits) Pseudo-SRAM****Preliminary****Overview**

The LC33864 series is composed of pseudo static RAM that operate on a single 5 V power supply and is organized as 65536 words × 8 bits. By using memory cells each composed of a single transistor and capacitor, together with peripheral CMOS circuitry, this series achieves ease of use with high density, high speed, and low power dissipation. Since the LC33864 series products provide refresh counter and timer on chip, this series can easily accomplish auto-refresh and self-refresh by means of RFSH input. The available packages are the 32-pin DIP with a width of 600 mil, and the 32-pin SOP with a width of 525 mil.

**Features**

- 65536 words × 8 bits configuration
- CE access time, OE access time, cycle time, operating supply current and self-refresh current.


Parameter	LC33864P, M, PL, ML		
	-70	-80	-10
CE access time	70 ns	80 ns	100 ns
OE access time	30 ns	35 ns	40 ns
Cycle time	115 ns	130 ns	160 ns
Operating supply current	80 mA	78 mA	60 mA
Self-refresh current	1 mA/100 µA (L version)		

- Single 5 V ±10% power supply
- All inputs and outputs (I/O) TTL compatible
- Fast access time and low power dissipation
- 8 ms refresh using 512 refresh cycles
- Supports auto-refresh, self-refresh and CE-only refresh
- Low-power version: 100 µA standby current
- Packages
  - 32-pin DIP plastic package: LC33864P
  - 32-pin SOP plastic package: LC33864M

**Package Dimensions**


unit: mm

3192-DIP32



SANYO: DIP32


3205-SOP32




SANYO: SOP32

**SANYO Electric Co., Ltd. Semiconductor Business Headquarters**

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

**Block Diagram**

A01671

**Pin Assignment****Pin Functions**

A <sub>0</sub> to A <sub>15</sub>	Address input
WE	Read/write input
OE	Output enable input
RFSH	Refresh input
CE	Chip enable input
CS	Chip select input
I/O <sub>1</sub> to I/O <sub>8</sub>	Data input/output
V <sub>CC</sub>	Power supply
GND	Ground

A01672

**Function Logic**

CE	CS	OE	WE	RFSH	A0 to 8	A9 to 15	I/O1 to 8	State
L	H	L	H	X	VX	VX	OUT	Read
L	H	X	L	X	VX	VX	IN	Write
L	H	H	H	X	VX	X	HZ	CE only refresh
L	L	X	X	X	X	X	HZ	CS standby
H	X	X	X	L	X	X	HZ	Self-refresh
H	X	X	X	NP	X	X	HZ	Auto-refresh
H	X	X	X	H	X	X	HZ	Standby

H: High-level input of  $V_{IN} = 8.5$  V to  $V_{IH}$  (min)L: Low-level input of  $V_{IN} = V_{IL}$  (max) to  $-1.0$  V

NP: Negative-polarity pulse input

X: High- or Low-level input

VX: "IN" when CE = L is confirmed, then "X"

HZ: High impedance

IN: Input state

OUT: Output state

**Specifications****Absolute Maximum Ratings**

Parameter	Symbol	Ratings	Unit	Note
Maximum supply voltage	$V_{CC}$ max	+1.0 to +7.0	V	1
Input voltage	$V_{IN}$	-1.0 to +7.0	V	1
Output voltage	$V_{OUT}$	-1.0 to +7.0	V	1
Allowable power dissipation	$P_d$ max	600	mW	1
Output short current	$I_{OS}$	50	mA	1
Operating temperature range	$T_{OPR}$	0 to +70	°C	1
Storage temperature range	$T_{STG}$	-55 to +150	°C	1

Note: 1. Stresses greater than the above listed maximum values may result in damage to the device.

**DC Recommended Operating Ranges at  $T_a = 0$  to  $+70$  °C**

Parameter	Symbol	min	typ	max	Unit	Note
Power supply voltage	$V_{CC}$	4.5	5.0	5.5	V	2
Input high level voltage	$V_{IH}$	2.1		6.5	V	2
Input low level voltage	$V_{IL}$	-1.0		+0.8	V	2

Note: 2. All voltages are referenced to GND.

DC Electrical Characteristics at  $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5 \text{ V} \pm 10\%$ 

Parameter	Symbol	Conditions			min	max	Unit	Note	
Operating current (average current during operation)	$I_{CCA}$	$t_{RC} = t_{AC}$ (min)	Cycle time	115 ns		80	mA	3, 4	
				130 ns		70			
				160 ns		60			
Standby current 1	$I_{CCS1}$	$\overline{CE} = \overline{RFSH} = V_{IH}$		LC33864P, M		2	mA		
		LC33864PL, ML				1			
Standby current 2	$I_{CCS2}$	$\overline{CE} = \overline{RFSH} = V_{CC} - 0.2 \text{ V}$		LC33864P, M		1	mA		
		LC33864PL, ML				100			
Self-refresh current 1 (average current)	$I_{CCF1}$	$\overline{CE} = V_{IH}$ $\overline{RFSH} = V_{IL}$		LC33864P, M		2	mA		
		LC33864PL, ML				1			
Self-refresh current 2 (average current)	$I_{CCF2}$	$\overline{CE} = V_{CC} - 0.2 \text{ V}$ $\overline{RFSH} = 0.2 \text{ V}$		LC33864P, M		1	mA		
		LC33864PL, ML				100			
Input leakage current	$I_L$	$0 \text{ V} \leq V_{IN} \leq V_{CC}$ , pins other than measuring pin = 0 V			-10	+10	$\mu\text{A}$		
Output leakage current	$I_{OL}$	Output disable, $0 \text{ V} \leq V_{OUT} \leq V_{CC}$			-10	+10	$\mu\text{A}$		
Output high level voltage	$V_{OH}$	$I_{OH} = -1 \text{ mA}$			2.4		V		
Output low level voltage	$V_{OL}$	$I_{OL} = 2.1 \text{ mA}$				0.4	V		

Notes: 3. All current values are measured at minimum cycle rate. Since current flows immoderately, if cycle time is longer than shown here, current value becomes smaller. A bypass capacitor of 0.01  $\mu\text{F}$  or larger should be inserted between  $V_{CC}$  and GND for each memory chip to suppress power supply noise (voltage drops) due to transient currents.

4. Dependent on output load. Maximum value is value during free state.

Input/Output Capacitance at  $T_a = 25^\circ\text{C}$ ,  $V_{CC} = 5 \text{ V} \pm 10\%$ ,  $f = 1 \text{ MHz}$ 

Parameter	Symbol	min	max	Unit
Input capacitance (A0 to A15)	$C_{I1}$		5	$\text{pF}$
Input capacitance ( $\overline{CE}$ , CS, $\overline{OE}$ , $\overline{RFSH}$ and WE)	$C_{I2}$		7	$\text{pF}$
VO capacitance	$C_{IO}$		10	$\text{pF}$

Sampling inspections, and not full-lot inspections, are carried out for these parameters.

AC Electrical Characteristics at  $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5 \text{ V} \pm 10\%$  (Notes 5, 6, 7, 8, 9.)

Parameter	Symbol	70 ns		80 ns		100 ns		Unit	Note
		min	max	min	max	min	max		
Random read or write cycle time	$t_{RC}$	115		130		160		ns	
Read-modify-write cycle time	$t_{RMW}$	185		195		235		ns	
$\overline{CE}$ pulse width	$t_{CE}$	70	10000	80	10000	100	10000	ns	
$\overline{CE}$ precharge time	$t_p$	35		40		50		ns	
$\overline{CE}$ access time	$t_{CEA}$		70		80		100	ns	
$\overline{OE}$ access time	$t_{DEA}$		30		35		40	ns	
$\overline{CE}$ output enable time	$t_{GLZ}$	20		25		30		ns	
$\overline{OE}$ output enable time	$t_{OLZ}$	0		0		0		ns	
WE output enable time	$t_{WLZ}$	0		0		0		ns	
$\overline{CE}$ output disable time	$t_{GHZ}$	0	20	0	25	0	30	ns	9
$\overline{OE}$ output disable time	$t_{OHZ}$	0	20	0	25	0	30	ns	9
WE output disable time	$t_{WHZ}$	0	20	0	25	0	30	ns	9
$\overline{OE}$ disable setup time	$t_{ODS}$	0		0		0		ns	
$\overline{OE}$ disable hold time	$t_{ODH}$	10		10		10		ns	
Read command setup time	$t_{RCS}$	0		0		0		ns	
Read command hold time	$t_{RCH}$	0		0		0		ns	
Chip select setup time	$t_{CSS}$	0		0		0		ns	
Chip select hold time	$t_{CSH}$	15		20		25		ns	
Write pulse width	$t_{WP}$	55		60		70		ns	
Write command hold time	$t_{WCH}$	55	10000	60	10000	70	10000	ns	
Write command lead time	$t_{CWL}$	55	10000	60	10000	70	10000	ns	
Input data setup time for WE	$t_{DSW}$	30		35		40		ns	10
Input data setup time for $\overline{CE}$	$t_{DSC}$	30		35		40		ns	10

Continued on next page.

Continued from preceding page.

Parameter	Symbol	70 ns		80 ns		100 ns		Unit	Note
		min	max	min	max	min	max		
Input data hold time for WE	t <sub>DHW</sub>	0		0		0		ns	10
Input data hold time for CE	t <sub>DHC</sub>	0		0		0		ns	10
Address setup time for CE	t <sub>ASC</sub>	0		0		0		ns	11
Address hold time for CE	t <sub>AHC</sub>	15		20		25		ns	11
Refresh command hold time	t <sub>RHC</sub>	15		15		15		ns	
Auto-refresh cycle time	t <sub>FC</sub>	115		130		160		ns	
RFSH delay time for CE	t <sub>RFD</sub>	35		40		50		ns	
RFSH pulse width (auto-refresh)	t <sub>FAP</sub>	35	8000	40	8000	50	8000	ns	12
RFSH precharge time (auto-refresh)	t <sub>FP</sub>	30		30		30		ns	12
RFSH pulse width (self-refresh)	t <sub>FAS</sub>	8000		8000		8000		ns	12
RFSH precharge CE delay time (self-refresh)	t <sub>FRS</sub>	135		160		190		ns	12
Refresh time (512 cycles, A0 to A8)	t <sub>REF</sub>		8		8		8	ns	
Rise or fall times	t <sub>T</sub>	3	50	3	50	3	50	ns	

Note: 5. To accomplish internal initialization, CE is fixed at V<sub>H</sub> for an interval of 100 µs when V<sub>CC</sub> reaches the specified voltage after power is switched on. At least eight cycles must be executed following that period.

6. Measured at t<sub>T</sub> = 5 ns.

7. When measuring input signal timing, V<sub>H</sub> (min) and V<sub>L</sub> (max) are reference levels.

8. Measured using an equivalent of 100 pF and two standard TTL loads.

9. t<sub>CHZ</sub>, t<sub>OHZ</sub> and t<sub>WHZ</sub> are defined as the time until output enters the open circuit state and the output voltage level becomes immeasurable.

10. As with ordinary static RAM, write data is incorporated at the rise of WE input or CE input, whichever is earlier, and write data is therefore held during t<sub>DSW</sub>, t<sub>DSC</sub>, t<sub>DHW</sub>, or t<sub>DHC</sub>.

11. Because address input is incorporated at the fall of CE, the address is maintained during t<sub>ASC</sub> or t<sub>AHC</sub>.


12. Auto-refresh and self-refresh are determined by RFSH pulse width when CE = V<sub>H</sub>, and are defined as auto-refresh when below t<sub>FAP</sub> (max), or as self-refresh when above t<sub>FAS</sub> (min). In order to activate CE after the completion of each refresh, t<sub>FC</sub> must be assured for auto-refresh, or t<sub>FRS</sub> must be assured for self-refresh.

Similarly, if self-refresh timing (RFSH = Low) is used after power is switched on, t<sub>FRS</sub> must be assured.


**DISCONTINUED**

## Timing Chart


### Read Cycle



### Write Cycle 1 (OE Fix High)




**Write Cycle 2 (OE Clock)**





A01875

**Write Cycle 3 (OE Fix Low)**




//// : "H" or "L"

A01876


**Read-Modify-Write Cycle****CE-Only Refresh**

### RFSH Auto-Refresh




A01879

### Self-Refresh



A01880

### CS Standby Mode



A01881

Note: OE, WE, A0 to A15: "H" or "L"

|||| : "H" or "L"