

**128K-Bit CMOS Mask ROM****Overview**

The LC 3101 is a 128k-bit CMOS mask ROM that contains an interface connectable direct to the speech synthesizer IC LC8100. With one piece of this mask ROM, approximately 100 seconds of speech synthesis can be attained. Since it also contains an interface connectable direct to an EPROM, speech synthesis can be attained by using this mask ROM and an EPROM jointly.


A selection of 8-bit, 4-bit, or single-bit output data is allowed by means of external control. This mask ROM is also suited for use in applications other than speech synthesis.

**Features**


- ROM capacity : 128K bits
- Access time : 25.6 $\mu$ s typ (for operation at 200kHz typ).
- Cycle time : 30.6 $\mu$ s typ (for operation at 200kHz typ).
- Function
  - (1) Contains an interface to an EPROM.
  - (2) Contains an interface to the LC8100 (speech synthesizer IC).
  - (3) Possible to select the bit length of output data.
    - 8-bit data
    - 4-bit data
    - Single-bit data
- Low power dissipation : CMOS
- Current drain :
  - 2mA max (at operating mode).
  - 1 $\mu$ A max (at nonoperating mode).
- Single +5V power supply.
  - +2.7 to 6.0V (supply voltage range).
- Package : DIP24

**Package Dimensions**

unit:mm

**3014A-DIP42**


unit:mm

**3025B-DIP42S**

■ Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.


■ SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

Pin Assignment



Equivalent Circuit Block Diagram

- A0 to A3 : 18-bit address setting pins
- ASTRB : A0 to A3 strobe pin
- DREQ : ROM data request pin
- DOUT : ROM data serial output pin
- CT : Basic operation clock input pin
- D0 to D7 : 8-bit input/output pins
- MODE : DREQ pin input pulse count control pin
- DSEL : Output bit length select pin
- CE : Power-down control pin
- EA0 to EA17 : 18-bit address output pins



Description of Operation of Internal Block

- **ASTRB COUNTER** : Block which internally sets address information applied in 5 steps from A0 to A3 pins.
- **18bit ADDRESS COUNTER** : Address counter organized with 18 bits.
- **READ PULSE COUNTER** : Block which generates signal to operate address decoder, data selector.
- **CHIP SELECT DECODER** : Makes chip select signal with  $2^{14}$  to  $2^{17}$  bits or 18-bit address.
- **128kbit ROM MATRIX** : ROM matrix cell organized with 128K bits.
- **PARALLEL TO SERIAL** : Shift register which serially outputs 8-bit parallel data to DOUT pin.
- **I/O PORT** : Selects input/output at D0 to D7 pins.

# LC3101

## Pin Description

Pin No.	Pin Name	Input/output	Function
34	ASTRB	Input	Pin for inputting strobe signal which causes data A0 to A3 to be latched at address setting mode.
35	DREQ	Input	ROM data request signal input pin.
36	DOUT	Output	Pin for outputting ROM data serially. When used in conjunction with the LC8100, this pin is connected to DIN pin of the LC8100.
37	CT	Input	Pin for inputting basic operation clock of ROM inside. When used in conjunction with the LC8100, this pin is connected to CT pin of the LC8100.
38	$\overline{CE}$	Input	Pin for controlling initialization of IC inside immediately after application of power and internal operation stop (power-down). For performing synthesization or ROM data read-out, set CE to 'L'.
6	V <sub>SS</sub>	–	Connected to 0V of power supply.
28	V <sub>DD</sub>	–	Connected to + side of power supply.
29	00/01	Input	Always set to V <sub>SS</sub> .
7	MODE	Input	Pin for controlling number of input pulses at DREQ pin. When ROM data read-out is performed serially in a single bit, set MODE to 'L'. When ROM data read-out is performed in 8 bits or 4 bits, set MODE to 'H'.
8	DSEL	Input	Used when ROM data read-out is performed in 4 bits. When DSEL is set to 'H', 2 <sup>4</sup> to 2 <sup>7</sup> bits are outputted to D0 D3 pins.
9	D0	Input/output	Pins for outputting ROM data in 8 bits and inputting data in 8 bits.
10	D1		
12	D2		
13	D3		
14	D4		
15	D5		
16	D6		
17	D7		
27	MEP/EVA	Input	Open or connected to V <sub>DD</sub> .
30	A3	Input	Pins for setting 18-bit address. At address setting mode, address information is inputted by 4 bits from high-order bit downward in 5 steps.
31	A2		
32	A1		
33	A0		
1	EA0	Output	18-bit address output pins.
2	EA1		
3	EA2		
4	EA3		
5	EA4		
18	EA5		
19	EA6		
20	EA7		
21	EA8		
22	EA9		
23	EA10		
24	EA11		
25	EA12		
26	EA13		
39	EA14		
40	EA15		
41	EA16		
42	EA17		

## How to use the mask ROM and an EPROM jointly

The mask ROM and an external EPROM can be used jointly. Two selections of operation mode shown below are available by high-order 4 bits (EA14 to EA17) of 18-bit address.

Operation Mode Pins	D0 to D7	
(1)	Output	The mask ROM contents are delivered at pins D0 to D7 and DOUT.
(2)	Input	The EPROM output contents are read in from pins D0 to D7 and are delivered at pin DOUT.

## How to select the operation mode

The LC3101 contains a 4-bit chip select decoder (user option : Refer to “User mask”). Coincidence or uncoincidence with high-order 4 bits (EA14 to EA17) of 18-bit address is detected to select the operation mode.

Operation Mode	4bits of Chip Select Decoder	Operation of LC3101
(1)	Coincidence with EA14 to EA17	Pins D0 to D7 : Output mode Mask ROM read enable mode
(2)	Uncoincidence with EA14 to EA17	Pins D0 to D7 : Input mode Mask ROM read inhibit mode

Fig.1 shows the schematic diagram of the control section related to these operation modes. Fig. 2 shows the assignment of 256K-byte (128k bits  $\times$  16) that can be specified by 18-bit address.

Fig. 1 Schematic Diagram of Control Section






Fig. 2 Address Space Assignment



**ROM Data Readout Procedure**

The following flowchart shows the outline of readout procedure. (1) to (7) give a more detailed description.



(1) Initialization of internal mode

There are 4 counter blocks (ASTRB counter, 18-bit ADDRESS counter, READ PULSE counter, DREQ counter) inside the LC3101. Since initialization is required immediately after application of power, apply one 'H' level pulse to  $\overline{CE}$  pin. When  $\overline{CE}$  is set to 'L' level, the power-down mode is released (refer to (7) ) and it is possible to start readout any time.

(2) Setting of bit length of readout data


For the bit length of ROM data output, a selection of 3 lengths is allowed : 8 bits, 4 bits, and a single bit. For controlling this selection, MODE, DSEL pins are used. The following Table shows 3 types of pin setting.

MODE \ DSEL	'L'	'H'
'L'	Single-bit length (speech synthesis)	8-bit or 4-bit length or 4-bit length (Note)
'H'	-	4-bit length (Note)

(Note) When DSEL is set to 'L',  $2^0$  to  $2^3$  bits are outputted at D0 to D3 pins.  
 When DSEL is set to 'H',  $2^4$  to  $2^7$  bits are outputted at D0 to D3 pins.

(3) Address setting

Apply 5 successive pulses to ASTRB pin. Synchronously with these pulses apply 18-bit address information to A0 to A3 pins from high-order bit downward by 4 bits in 5 steps. At this address setting mode DREQ pin must be set to 'L' level. Shown below is the timing.



(Note) • “\*”=don't care.


• “2<sup>n</sup>”=Binary number at the nth bit to be set in address counter.

• For the numeric values of T<sub>STRH</sub>, T<sub>STRL</sub>, T<sub>ADST</sub>, T<sub>ADHS</sub>, refer to Electrical Characteristics.

**Start of readout of set address data**

Readout of ROM data starts at the falling of the 5th ASTRB pulse or the first (MODE='H') or the 8th (MODE='L') DREQ pulse, and when access time T<sub>AC1</sub> has elapsed 2<sup>0</sup> bit is outputted at DOUT pin and 2<sup>0</sup> to 2<sup>7</sup> data are outputted at D0 to D7 pins. (Refer to the following Timing Chart.)

Note) For the numeric value of T<sub>AC1</sub>, refer to Electrical Characteristics.




(4) Fetching of output data

As shown above, whenever access time T<sub>AC1</sub> has elapsed, data can be fetched from output ports DOUT or D0 to D7 pins (Pin setting as shown in Table in (2) is required).

**Counting one byte in a single bit from DOUT pin**


Count a single bit (2<sup>n</sup> bit) from DOUT pin. To count the following single bit (2<sup>n+1</sup> bit), apply a shift clock to DREQ pin. Shown below is Timing Chart.

For the numeric values of T<sub>AC1</sub>, T<sub>DRQH</sub>, T<sub>SHFT</sub>, refer to Electrical Characteristics.




**Counting one byte in 4-bits from D0 to D3 pins**

In accordance with Table and (Note) in (2), fetch one byte from D0 to D3 pins by 4 bits in 2 steps. Shown below is Timing Chart.




**Counting one byte in 8 bits from D0 to D7 pins**

Fetch 8 bits from D0 to D7 pins. Shown below is Timing Chart.




(5) Setting address again and counting data

(1) Timing for application of ASTRB pulse when address A is set and read out and then address B is set and read out.



(2) Timing for application of ASTRB pulse when data is read out by application of DREQ signal (refer to (6) below) and then address B is set and read out.




(6) Request of ROM data at the following address

When the signal shown below is applied to the IC, the IC begins to read out data at the address immediately following the address at which preceding data is read out.

Falling of 8th DREQ pulse (MODE='L')

Falling of 1st DREQ pulse (MODE='H')

Shown below is Timing Chart.



Note) Apply ROM data request signal after  $T_{CYCLE}$  or more has elapsed.

For the numeric value of  $T_{CYCLE}$ , refer to Electrical Characteristics.

(7) Power-down mode

When the input at  $\overline{CE}$  pin is set to 'H' level, the LC3101 enters power-down mode (each block inside the IC stops its operation, with no unnecessary current dissipated.). At this mode, the IC inside becomes as follows and current dissipation is reduced.

(1) Input at input ports (ASTRB, DREQ, A0 to A3) is inhibited.

(It should be noted that if input is floating, current drain increases.)

(2) Both address decoder and data selector in 128K-bit ROM matrix stop their internal operation.

(3) Output at 3-state output pins DOUT, D0 to D7 is floating or fixed. (The user can select either of the two. Refer to "User mask") When  $\overline{CE}$  is set to 'H', in addition to reduction in current drain as mentioned above, 4 internal counters (ASTRB COUNTER, 18-BIT ADDRESS COUNTER, READ PULSE COUNTER, DREQ COUNTER) are initialized in readiness for readout after power-down mode release ( $\overline{CE}$ 'L').

## User mask

### (1) CHIP SELECT DECODER

User mask option which makes IC chip select signal (select, nonselect) with  $2^{14}$  to  $2^{17}$  bits of 18-bit addresses. Shown below is the output modes including  $\overline{CE}$  pin conditions.

	$\overline{CE}='L'$	$\overline{CE}='H'$ (Power-down)
Chip select	DATA is outputted from DOUT, D0 to D7 pins.	Data immediately before $\overline{CE}='H'$ occurs is held and outputted. (Note)
Chip nonselect	Output at DOUT, D0 to D7 pins has a high impedance.	Output at DOUT, D0 to D7 pins has a high impedance.

Note) In this case, the IC only, having CHIP SELECT DECODER whose  $2^{14}$  to  $2^{17}$  bits are all 0, outputs data and all others have a high impedance.


### (2) SW mask

SW mask controls output at DOUT, D0 to D7 output pins in the following two ways at power-down mode. The user can select either of the two beforehand.

- (i) Output at DOUT, D0 to D7 pins is set to a high impedance.
- (ii) Data immediately before power-down mode is held and outputted.

## Sample Application Circuit (1)


One word to one key correspondence



# LC3101

## Sample Application Circuit (2)

CPU control : Edit and synthesis with CPU  
(The mask ROM and a 64k-bit EPROM are used jointly.)



## Specifications

**Absolute Maximum Ratings** at  $T_a = 25^\circ\text{C}$ ,  $V_{SS}=0\text{V}$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	$V_{DD\text{ max}}$	$V_{DD}$ pin	-0.3 to +7.0	V
Input voltage	$V_{IN}$	All input pins	-0.3 to $V_{DD}+0.3$	V
Output voltage	$V_O$	All output pins	-0.3 to $V_{DD}+0.3$	V
Output current	$I_O$	All output pins, per pin	-2.0 to +2.0	mA
Allowable power dissipation	$P_{d\text{ max}}$	$T_a = -30$ to $+70^\circ\text{C}$	200	mW
Operating temperature	$T_{opr}$		-30 to +70	$^\circ\text{C}$
Storage temperature	$T_{stg}$		-55 to +125	$^\circ\text{C}$

**Allowable Operating Range** at  $T_a = -30$  to  $+70^\circ\text{C}$ ,  $V_{SS}=0\text{V}$ ,  $V_{DD}=4.5$  to  $6.5\text{V}$

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Supply voltage	$V_{DD}$	$V_{DD}$ pin	4.5	5.0	6.5	V
Input high-level voltage	$V_{IH1}$	All input pins other than D0 to D7	$0.7V_{DD}$			V
	$V_{IH2}$	D0 to D7 pins	2.2			V
Input low-level voltage	$V_{IL1}$	All input pins other than D0 to D7			$0.3V_{DD}$	V
	$V_{IL2}$	D0 to D7 pins			0.6	V
Operating clock frequency	$f_{CT}$	Fig. 1, $T_a = -30$ to $+60^\circ\text{C}$	150	800	960	kHz
Operating clock high-level pulse width	$t_{wOH}$	Fig. 1	0.3			$\mu\text{s}$
Operating clock low-level pulse width	$t_{wOL}$	Fig. 1	0.47			$\mu\text{s}$

# LC3101

## Electrical Characteristics at Ta = -30 to +70°C, V<sub>DD</sub>=4.5 to 6.5V, V<sub>SS</sub>=0V

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Input high-level current	I <sub>IH</sub>	V <sub>IN</sub> =V <sub>DD</sub>			1.0	μA
Input low-level current	I <sub>IL</sub>	V <sub>IN</sub> =V <sub>SS</sub>	-1.0			μA
Output high-level voltage	V <sub>OH</sub>	I <sub>OH</sub> =-0.3mA	V <sub>DD</sub> -0.6			V
Output low-level voltage	V <sub>OL</sub>	I <sub>OH</sub> =0.3mA			0.6	V
Output OFF leakage current	I <sub>OFF1</sub>	V <sub>O</sub> =V <sub>DD</sub> , D0 to D7, D <sub>OUT</sub> pin			1.0	μA
	I <sub>OFF2</sub>	V <sub>O</sub> =V <sub>SS</sub> , D0 to D7, D <sub>OUT</sub> pin	-1.0			μA
Input pin capacitance	C <sub>I</sub>			5	10	pF
Pull-up resistance	R <sub>up</sub>	Each pin of MEP/EVĀ, 00/01	20		1000	kΩ
Current drain	I <sub>DD1</sub>	At operating mode, f <sub>CT</sub> =960kHz, Fig. 2			2.0	mA
	I <sub>DD2</sub>	At nonoperating mode, Ta=-30 to +50°C, Fig. 2			1.0	μA

## AC Characteristics at Ta = -30 to +70°C, V<sub>DD</sub>=4.5 to 6.5V, V<sub>SS</sub>=0V, R<sub>L</sub>=200kΩ, CP=50pF

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Address setup time	T <sub>ADST</sub>	Fig. 3	0.3			μs
Address hold time	T <sub>ADHD</sub>	Fig. 3	0.3			μs
ASTRB high-level pulse width	T <sub>STRH</sub>		0.3			μs
ASTRB low-level pulse width	T <sub>STRL</sub>		0.3			μs
DREQ high-level pulse width	T <sub>DRQH</sub>		0.3			μs
DREQ low-level pulse width	T <sub>DRQL</sub>		0.3			μs
ASTRB pulse duration	T <sub>ASTRB</sub>	Fig. 3	1.5			μs
DREQ pulse duration	T <sub>DREQ</sub>	Fig. 4	1.5			μs
ROM data access time 1	T <sub>AC1</sub>	f <sub>CT</sub> =200kHz typ., Fig. 5, Note 1	26.0			μs
ROM data access time 2	T <sub>AC2</sub>	f <sub>CT</sub> =200kHz typ., Fig. 5, Note 1	26.0			μs
DREQ TO D <sub>OUT</sub> delay time	T <sub>SHFT</sub>	Fig. 6	0.6			μs
DSEL TO D0-3 delay time	T <sub>DSEL</sub>	Fig. 7	0.3			μs
Cycle time	T <sub>CYCLE</sub>	f <sub>CT</sub> =200kHz typ., Fig. 8, Note 1	30.6			μs

# LC3101

Fig. 1 Input waveform at CT pin




Fig. 2




Fig. 3




Fig. 4




Fig. 5 (1)




Fig. 5 (2)




Fig. 6




Fig. 7





Fig. 8



Note 1 Use the following formulas to calculate  $T_{AC\ max}$ ,  $T_{cycle\ max}$ .

$$T_{AC\ max} = \frac{5000}{f_{CT}\ (kHz)} + 0.6\ \mu s \quad T_{cycle\ max} = \frac{6000}{f_{CT}\ (kHz)} + 0.6\ \mu s$$

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of July, 2001. Specifications and information herein are subject to change without notice.