



# Computer Image Signal Processing Full-Color Gray-Scale Processor

#### Overview

The LC11014-241 is a pseudo gray-scale processor for TFT-LCD panel displays. It allows TFT-LCD panels with 3, 4, 5 or 6-bit input digital drivers to display the equivalent of 16.7 million colors. It can also be used with XGA panels in 2-pixel parallel input/output mode.


#### **Features**

- Handles 8 bits of input data (256-level gray scale data) for each of the RGB colors
- Realizes reduced resolution loss (as compared to dithering techniques) by using intra-frame and inter-frame error diffusion processing
- Incorporates a new full-coloration algorithm, formerly best done using computers
- Operating mode selection of outputs for 3, 4, 5, or 6-bit drivers
- Selectable 2-pixel parallel input/output, serial-input parallel-output, and serial input/output operating modes
- 40MHz (parallel input/output), 65 MHz (serial input, parallel output), or 50MHz (serial input/output) maximum clock frequency
- Can operate independently of the number of displayed pixels since internal operation is controlled by the horizontal and vertical synchronization signals.
- Power-save function to stop the internal operation processing circuits, and output only the clock, sync signals and control signals
- Supports 5V input signals at 3.3V supply voltage


## **Package Dimensions**

unit: mm

#### 3214-SQFP144




## **Pin Assignment**



Top view

## **Block Diagram**



## Pin Summary

I	Input
0	Output
Р	Power
NC	No connection

	I1	TTL-level pull-down input buffer
'	12	TTL-level input buffer
	01	2mA output buffer
0	O2	4mA output buffer
	O3	4mA 3-state output buffer

No.	Name	I/O
1	V <sub>SS</sub>	Р
2	IOMD0	12
3	IOMD1	12
4	TEST0	I1
5	TEST1	I1
6	TEST2	l1
7	TEST3	l1
8	CLKSEL	I1
9	V <sub>DD</sub>	Р
10	BD10	01
11	BD11	01
12	V <sub>SS</sub>	Р
13	BD12	01
14	BD13	01
15	BD14	01
16	BD15	01
17	BD00	01
18	V <sub>DD</sub>	Р
19	V <sub>SS</sub>	Р
20	BD01	01
21	BD02	01
22	BD03	01
23	BD04	01
24	V <sub>SS</sub>	Р
25	BD05	01
26	GD10	01
27	GD11	01
28	GD12	01
29	$V_{DD}$	Р
30	V <sub>SS</sub>	Р
31	GD13	01
32	GD14	01
33	GD15	01
34	GD00	01
35	GD01	01
36	V <sub>SS</sub>	Р

No.	Name	1/0
37	V <sub>DD</sub>	Р
38	GD02	01
39	GD03	01
40	GD04	01
41	GD05	01
42	V <sub>SS</sub>	Р
43	V <sub>DD</sub>	Р
44	RD10	01
45	RD11	01
46	RD12	01
47	RD13	01
48	V <sub>SS</sub>	Р
49	V <sub>DD</sub>	Р
50	RD14	01
51	RD15	01
52	RD00	01
53	RD01	01
54	V <sub>DD</sub>	Р
55	V <sub>SS</sub>	Р
56	RD02	01
57	RD03	01
58	RD04	01
59	RD05	01
60	V <sub>DD</sub>	Р
61	V <sub>SS</sub>	Р
62	HSYNC	O2
63	VSYNC	O2
64	HDEN	O2
65	V <sub>SS</sub>	Р
66	CLK	O3
67	V <sub>SS</sub>	Р
68	V <sub>DD</sub>	Р
69	CLKB	O3
70	CTL	O1
71	NC	NC
72	V <sub>SS</sub>	Р

No.	Name	1/0
73	V <sub>DD</sub>	Р
74	GSPMD0	12
75	GSPMD1	12
76	GSPMD2	12
77	VMD	I1
78	SHDEN	12
79	SHSYNC	12
80	SVSYNC	12
81	SCLK	12
82	V <sub>SS</sub>	Р
83	SCTL	I1
84	PWRSV	I1
85	BYPASS	I1
86	SRD07	12
87	SRD06	12
88	SRD05	12
89	SRD04	12
90	V <sub>DD</sub>	Р
91	V <sub>SS</sub>	Р
92	SRD03	12
93	SRD02	12
94	SRD01	12
95	SRD00	12
96	SRD17	12
97	SRD16	12
98	SRD15	12
99	SRD14	12
100	V <sub>SS</sub>	Р
101	SRD13	12
102	SRD12	I2
103	SRD11	12
104	SRD10	12
105	SGD07	12
106	SGD06	12
107	SGD05	12
108	V <sub>SS</sub>	Р

No.	Name	I/O
109	V <sub>DD</sub>	Р
110	SGD04	12
111	SGD03	12
112	SGD02	12
113	SGD01	I2
114	SGD00	12
115	SGD17	12
116	SGD16	12
117	SGD15	12
118	V <sub>SS</sub>	Р
119	SGD14	12
120	SGD13	I2
121	SGD12	I2
122	SGD11	I2
123	SGD10	12
124	SBD07	I2
125	SBD06	12
126	V <sub>DD</sub>	Р
127	V <sub>SS</sub>	Р
128	SBD05	12
129	SBD04	12
130	SBD03	12
131	SBD02	12
132	SBD01	12
133	SBD00	12
134	SBD17	12
135	V <sub>SS</sub>	Р
136	SBD16	12
137	SBD15	12
138	SBD14	12
139	SBD13	12
140	SBD12	12
141	SBD11	12
142	SBD10	12
143	DSIFT	I1
144	V <sub>DD</sub>	Р

## **Pin Functions**

Symbol	Pin No.	1/0				F	unction										
V <sub>DD</sub>	9, 18, 29, 37, 43, 49, 54, 60, 68, 73, 90, 109, 126, 144	-	Supply voltage	(+3.3V)													
V <sub>SS</sub>	1, 12, 19, 24, 30, 36, 42, 48, 55, 61, 65, 67, 72, 82, 91, 100, 108, 118, 127, 135	_	Ground (0V)														
					o to 2] for the gray MD0 is the LSB a					ess for t	he mod	e selecti	on lines				
			Gra	y-scale r	node	0	1	2	3	4	5	6	7				
				GSPMD	0	L	Н	L	Н	L	Н	L	Н				
				GSPMD	1	L	L	Н	Н	L	L	Н	Н				
				GSPMD	2	L	L	L	L	Н	Н	Н	Н				
			Processing	Intra-fra	ame processing	Yes	Yes	Yes	Yes		Yes	Yes	Yes				
			1 Toodsoing	Inter-fra	me processing	Yes	Yes	Yes	Yes	Reserved	No	No	No				
			Number of va	lid input b	its	8	8	8	8	Rese	8	8	8				
GSPMD [0:2]	74 to 76	I	Number of ou	tput bits		3	4	5	6		4	5	6				
			Gray-scale	mode				LCD m	odule								
			0		Operating mod	ating mode for TFT LCD modules with 3-bit source driver											
			1		Operating mod	e for TF	T LCD i	modules	with 4-	bit sour	ce drive	r					
			2, 6	2, 6 Operating mode for TFT LCD modules with 5-bit source driver													
			3, 7		Operating mod	e for TF	T LCD i	modules	with 6-	bit sour	ce drive	r					
			5		Operating mod FRC or other ir				with 3-	bit sour	ce drive	r that pe	rform				
			Do not use gray	y-scale m	odes 0 to 3 with	TFT LC	D modu	les that	perform	FRC o	r other i	nter-frar	ne				
			Input/output mo		pins. The input/o	output m	node sel	ection li	nes are	describ	ed belo	w. IOMD	0 is the				
					Inpu	ıt/output	mode	(	0		1		2	;	3		
							IOMD0		ı	L	ı	+		L	ŀ	1	
	İ				IOMD1			ı	L		L	ı	Н	ŀ	Н		
				Input		Par	allel	Se	rial	Se	rial	Rese	erved				
IOMD [0:1]	2, 3			Output		Par	allel	Par	allel	Se	rial						
			Input/outpu	t mode				LCD m	odule								
			0		XGA-compatible	le 2-pixe	el paralle	el input	interface	TFT LO	CD pane	els					
							1		2-pixel parallel parallel interna		terface <sup>-</sup>	TFT LCI	) panels	s (serial	input is	convert	ed to
			2 Serial input interface VGA and SVGA TFT LCD panels														
VMD	77	I	Gray-scale processing algorithm select pin. The LC11011-141 algorithm is selected when high. Normal mode is selected when low or open.														
SCLK	81	I	Clock signal inp	out. Data i	s processed acc	ording to	o this clo	ock sign	al.								
DSIFT	143	I	In input/output r	mode 1, d	ata is shifted out	on both	n×D0 a	nd×D1	when h	igh.							

## LC11014-241

SRD0 [7:0]   86 to 89, 92 to 95   I	Input data 00 <sub>H</sub> corresponds gray-scale display does not
SGD0 [7:0] 105 to 107, 110 to 114 I Input pins for red, green and blue gray-scale data. SRD07, SRD17, SGD07, the MSBs. SRD00, SRD10, SGD10, SBD00, SBD10 are the LSBs to minimum brightness, and FF <sub>H</sub> to maximum brightness. Note that correct occur when an input is set to either the minimum or maximum. If 2-pixel dat S×D1, the display data on S×D0 is displayed first. In input/output modes 1 is SGD1[0:7] and SBD1[0:7] should be tied high or low.	Input data 00 <sub>H</sub> corresponds gray-scale display does not
SGD0 [7:0] 105 to 107, 110 to 114 I the MSBs. SRD00, SRD10, SGD10, SGD10, SBD10 are the LSBs to minimum brightness, and FF <sub>H</sub> to maximum brightness. Note that correct occur when an input is set to either the minimum or maximum. If 2-pixel dat S×D1, the display data on S×D0 is displayed first. In input/output modes 1 is SGD1[0:7] and SBD1[0:7] should be tied high or low.	Input data 00 <sub>H</sub> corresponds gray-scale display does not
SGD1 [7:0] 119 to 123   S×D1, the display data on S×D0 is displayed first. In input/output modes 1 is SGD1[7:0] 124, 125, 128 to 133   SGD1[0:7] and SBD1[0:7] should be tied high or low.	
SBD0 [7:0] 124, 125, 128 to 133 I	
SBD1 [7:0] 134, 136 to 142 I	
SHSYNC 79 I Horizontal and vertical synchronization signal inputs. These are the sources	s for the HSYNC and VSYNC
SVSYNC 80 I signals. They are also used to control data processing. Active-low signals.	
SHDEN 78 I Horizontal data valid-period signal input. Set this pin high during periods when valid. If this signal is not used, tie it high and set the input data to 0 during the	
SCTL 83 LCD control signal input. Input control signal that must be matched to the description of the CTL signal. If the CTL signal is not used, there is no internal stand hence there is no need to input the SCTL signal.	
CLKSEL 8 CLKSEL is the dot clock output select pin. It is used to select the output mo output pin.	Ŭ
CLK 66 O In input/output modes 0 and 2: When CLKSEL is low, a signal with the opportunity output from CLK. When CLKSEL is high, a signal with the same phase as S	SCLK is output from CLKB.
CLKB 69 O In input/output mode 1: When CLKSEL is low, a signal with half the frequen CLK. When CLKSEL is high, a signal with the opposite phase from CLK is of	, ,
RD0 [0:5] 52 to 53, 56 to 59 O Red, green and blue gray-scale data output pins. RD05, RD15, GD05, GD1 MSBs. RD00, RD10, GD00, GD10, BD00, BD10 are the LSBs. If a 2-pixel of	
RD1 [0:5] 44 to 47, 50, 51 O the data on ×D0 is displayed first. In input/output modes 1 and 2, outputs R	
GD0 [0:5] 34, 35, 38 to 41 O BD1[0:5] are low. In 3-bit data output mode: RD03, RD13, GD03, GD13, BD03, BD13 are the	LSBs. RD0[2:0], RD1[2:0],
GD1 [0:5] 26 to 28, 31 to 33 O GD0[2:0], GD1[2:0], BD0[2:0], BD1[2:0] are low. In 4-bit data output mode: RD02, RD12, GD02, GD12, BD02, BD12 are the	
BD0 [0:5] 17, 20 to 23, 25 O GD0[1:0], GD1[1:0], BD0[1:0], BD1[1:0] are low. In 3-bit data output mode: RD01, RD11, GD01, GD11, BD01, BD11 are the	
BD1 [0:5] 10, 11, 13 to 16 O GD0[0], GD1[0], BD0[0], BD1[0] are low.	; LOBS. ND0[0], ND1[0],
HSYNC 62 O Vertical and horizontal synchronization signal outputs. To match the data signal delayed with respect to their input signals. In input/output mode 0, they are	delayed by 8 SCLK cycles,
VSYNC 63 O and in input/output modes 1 and 2, they are delayed by 16 SCLK cycles. W signals are output without being latched internally.	hen PWRSV is high, these
HDEN  64  Horizontal data valid-period signal output. To match the data signal timing, to respect to the input signal. In input/output mode 0, they are delayed by 8 SC input/output modes 1 and 2, they are delayed by 16 SCLK cycles. When PV output without being latched internally.	CLK cycles, and in
CTL 70 CTL TO O  CTL TO O  CTL CTL TO O  CTL CTL CTL CTL CTL TO O  CTL CTL CTL CTL CTL CTL CTL CTL CTL CT	es, and in input/output modes
PWRSV 84 I Power-save control input. When this input goes high, the internal clock stop save mode. Output data are held high. VSYNC, HSYNC, HDEN and CTL co or CLKB are output without being latched internally. Tie low or leave open for	ontrol signals, and either CLK
BYPASS 85 I Gray-scale processing bypass pin. When high, the input signals are latched When a high-level input on this pin is sampled on the falling edge of SCLK: is delayed by 8 SCLK cycles, and in input/output modes 1 and 2, output is delayed by 8 SCLK cycles.	n input/output mode 0, output
TEST [0:3] 4 to 7 I Test pins [0:3]; left open for normal operation	
NC 71 – Must be left open.	

## **Specifications**

## Absolute Maximum Ratings at $V_{SS} = 0V$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>DD</sub> max		-0.3 to +4.6	V
Input voltage	V <sub>IN</sub>		-0.3 to +5.8	V
Output voltage	Vo		-0.3 to V <sub>DD</sub> + 0.3	V
Operating temperature	Topr		0 to +70	°C
Storage temperature	Tstg		-40 to +125	°C

## Allowable Operating Ranges at Ta = 0 to +70°C

Parameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage	V <sub>DD</sub>		3.15	3.3	3.45	V
Input voltage	V <sub>IN</sub>		0	-	5.5	V
Clock frequency <sup>1</sup>	f <sub>CLK</sub>	Input/output mode 0	-	-	40	MHz
Clock frequency <sup>1</sup>	f <sub>CLK</sub>	Input/output mode 1	-	-	65	MHz
Clock frequency	f <sub>CLK</sub>	Input/output mode 2	-	-	50	MHz

<sup>1. 1024</sup>  $\pm$  768; At timing  $\geq$  60Hz (XGA timing), the display interval is less than 75%.

## **DC Characteristics** at Ta=0 to $+70^{\circ}C$ , $V_{SS}=0V$ , $V_{DD}=3.15$ to 3.45V

Parameter	Symbol	Conditions	min	typ	max	Unit
High-level input voltage	V <sub>IH</sub>		2.0	-	_	V
Low-level input voltage	V <sub>IL</sub>		-	-	0.5	V
High-level output voltage	V <sub>OH</sub>	I <sub>OH</sub> = -2mA	V <sub>DD</sub> - 0.6	-	_	V
Low-level output voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2mA	-	-	0.4	V
Operating current drain <sup>1</sup>	Icc		-	110	170	mA
Power-save current drain <sup>2</sup>	I <sub>CPS</sub>		-	-	30	mA
Standby current drain <sup>3</sup>	I <sub>CST</sub>		-	-	100	μΑ

<sup>1.</sup> Input/output mode 0, gray-scale mode 7,  $f_{CLK}$  = 32.5MHz,  $V_{DD}$  = 3.3V,  $C_L$  = 15pF, (1024 × 768, measured with 60Hz XGA timing) 2. Input/output mode 0, PWRSV = low,  $f_{CLK}$  = 32.5MHz,  $V_{DD}$  = 3.3V,  $C_L$  =15pF (control signals: VSYNC, HSYNC, HDEN, CTL, CLK), all other outputs open 3.  $V_{DD}$  = 3.3V, all outputs open, all input pins tied low

## LC11014-241


# Switching Characteristics at Ta = 0 to +70 °C, $V_{SS}$ = 0V, $V_{DD}$ = 3.15 to 3.45V, $C_L$ = 15pF

Parameter	Symbol	min	typ	max	Unit
SCLK cycle time <sup>1</sup>	Tsclk	25	-	-	ns
SCLK cycle time <sup>2 3</sup>	Tsclk	15.4	_	-	ns
SCLK cycle time <sup>4</sup>	Tsclk	20	-	-	ns
SCLK high-level pulse width <sup>1</sup>	Tschw	10	-	-	ns
SCLK high-level pulse width <sup>2 3</sup>	Tschw	6.2	-	-	ns
SCLK high-level pulse width <sup>4</sup>	Tschw	8	-	-	ns
SCLK low-level pulse width <sup>1</sup>	Tsclw	10	-	-	ns
SCLK low-level pulse width <sup>2 3</sup>	Tsclw	6.2	-	-	ns
SCLK low-level pulse width <sup>4</sup>	Tsclw	8	-	-	ns
HSYNC low-level pulse width	Thpw	2Tsclk	-	-	ns
HSYNC high-level pulse width	Tvpw	2Tsclk	-	-	ns
CLK propagation delay time <sup>1</sup>	Tpckh	7	11	22	ns
CLK propagation delay time <sup>1</sup>	Tpckl	7	11	22	ns
CLKB propagation delay time <sup>1</sup>	Tpcbh	6	10	20	ns
CLKB propagation delay time <sup>1</sup>	Tpcbl	7	12	24	ns
CLK propagation delay time <sup>2 3</sup>	Tpckh	7	12	24	ns
CLK propagation delay time <sup>2 3</sup>	Tpckl	8	13	25	ns
CLKB propagation delay time <sup>2 3</sup>	Tpcbh	7	12	23	ns
CLKB propagation delay time <sup>2 3</sup>	Tpcbl	8	13	26	ns
CLK propagation delay time <sup>4</sup>	Tpckh	7	11	22	ns
CLK propagation delay time <sup>4</sup>	Tpckl	7	11	22	ns
CLKB propagation delay time <sup>4</sup>	Tpcbh	6	10	20	ns
CLKB propagation delay time <sup>4</sup>	Tpcbl	8	12	25	ns
Data setup time	Tdsu	5	-	-	ns
Data hold time	Tdhd	5	-	-	ns
Data output propagation delay time <sup>1</sup>	Tpdata	8Tsclk + 9	8Tsclk + 14	8Tsclk + 28	ns
Data output propagation delay time <sup>2 3</sup>	Tpdt0sl	16Tsclk + 9	16Tsclk + 15	16Tsclk + 29	ns
Data output propagation delay time <sup>2 3</sup>	Tpdt1sl	15Tsclk + 9	15Tsclk + 15	15Tsclk + 30	ns
Data output propagation delay time <sup>2 3</sup>	Tpdt0sh	15Tsclk + 9	15Tsclk + 15	15Tsclk + 29	ns
Data output propagation delay time <sup>2 3</sup>	Tpdt1sh	16Tsclk + 9	16Tsclk + 15	16Tsclk + 30	ns
Data output propagation delay time <sup>4</sup>	Ttdatass	16Tsclk + 9	16Tsclk + 14	16Tsclk + 27	ns
Control signal setup time	Tcsu	5	-	-	ns
Control signal hold time	Tchd	5	-	-	ns
Control signal propagation delay time <sup>1</sup>	Tpctl	8Tsclk + 8	8Tsclk + 13	8Tsclk + 24	ns
Control signal propagation delay time <sup>2 3 4</sup>	Tpctlsp	16Tsclk + 8	16Tsclk + 13	16Tsclk + 26	ns


Parallel input, parallel output
 Serial input, parallel output (1H number of pixels is even)
 Serial input, parallel output (1H number of pixels is odd)
 Serial input, serial output

**Timing Diagrams** 


## Input/output mode 0 (parallel input, serial output)




## Input/output mode 1 (serial input, parallel output: 1H number of pixels is even)



## Input/output mode 1 (serial input, parallel output: 1H number of pixels is odd)




## Input/output mode 2 (serial input, serial output)




## **Usage Notes**


## Parallel input, parallel output



## Serial input, parallel output



#### Serial input, serial output



#### **Usage Note**

Since this LSI performs spatial modulation using an error diffusion algorithm, patterns that differ from the original images may be displayed for certain display pattern and gray-scale mode combinations.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees, jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of June, 1997. Specifications and information herein are subject to change without notice.