



LB1881M

Three-Phase Brushless Motor Driver IC

Overview

The LB1881M is a three-phase brushless motor driver IC designed for use as a camcorder capstan or drum motor driver, or as a digital audio tape player/recorder motor driver.


Features

- 120° voltage linear system
- Appropriate for portable applications, since the LB1881M reduces system power requirements by using motor voltage control for speed control.
- Built-in torque ripple compensation circuit
- Small external capacitances due to the adoption of a soft switching technique (chip capacitor).
- Built-in thermal shutdown circuit
- Built-in FG amplifier

Package Dimensions

unit: mm

3073A-MFP30S



Specifications

Absolute Maximum Ratings at $T_a = 25^\circ\text{C}$

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	$V_{CC1\text{ max}}$		7	V
	$V_{CC2\text{ max}}$		12	V
	$V_S\text{ max}$		V_{CC2}	V
Output applied voltage	$V_O\text{ max}$		$V_S + 2$	V
Input applied voltage	$V_I\text{ max}$	All input pins	V_{CC1}	V
Output current	$I_O\text{ max}$		1.0	A
Allowable power dissipation	$P_d\text{ max}$		1.0	W
Operating temperature	T_{opr}		-20 to +75	$^\circ\text{C}$
Storage temperature	T_{stg}		-55 to +150	$^\circ\text{C}$

Allowable Operating Ranges at $T_a = 25^\circ\text{C}$

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V_{CC1}	$V_{CC1} \leq V_{CC2}$	4.0 to 6.0	V
	V_{CC2}		4 to 10	V
	V_S		Up to V_{CC2}	V

LB1881M


Electrical Characteristics at Ta = 25°C, VCC1 = 5 V, VCC2 = 7 V, VS = 3 V

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Supply current	ICC1	VBR = 5 V		3.0	5.0	mA
	ICC2	VBR = 5 V		6.5	10.0	mA
	IS	VBR = 5 V, RL = ∞			5.0	mA
Output quiescent current	ICCOQ	VSTBY = 0 V			100	μA
	ISOQ	VSTBY = 0 V, RL = ∞			150	μA
Output saturation voltage	VO(sat)	IOUT = 0.6 A, sink + source			1.7	V
Output TRS withstand voltage	VO(sus)	IOUT = 20 mA*1	12			V
Output quiescent voltage	VOQ	VBR = 5 V	1.45	1.55	1.65	V
Hall amplifier input offset voltage	VHOFFSET	*1	-5		+5	mV
Hall amplifier common mode input voltage range	VHCOM		1.4		2.8	V
Hall I/O voltage gain	GVHO	Rangle = 8.2 kΩ	34.0	37.0	40.0	dB
Brake pin high level voltage	VBRH		2.0			V
Brake pin low level voltage	VBRL				0.8	V
Brake pin input current	IBRIN				120	μA
Brake pin leakage current	IBRLEAK				-30	μA
FRC pin high level voltage	VFRCH		2.8			V
FRC pin low level voltage	VFRCL				1.2	V
FRC pin input current	IFRCIN				100	μA
FRC pin leakage current	IFRCLEAK				-30	μA
Upper side residual voltage	VXH	IOUT = 100 mA, VCC2 = 6 V, VS = 2 V	0.285		0.455	V
Lower side residual voltage	VXL	IOUT = 100 mA, VCC2 = 6 V, VS = 2 V	0.350		0.440	V
Residual voltage inflection point	VSDVX	IOUT = 100 mA, VCC2 = 6 V*1		0.9		V
Overlap level	OL	VCC2 = 6 V, VS = 3 V, RL = 100 Ω (Y)	60	70	80	%
Overlap vertical difference	ΔOL	VCC2 = 6 V, VS = 3 V, RL = 100 Ω (Y)	-10	0	+10	%
Standby on voltage	VSTBYL	*2	-0.2		+0.8	V
Standby off voltage	VSTBYH		2		5	V
Standby pin bias current	ISTBYIN				100	μA
Thermal protection circuit operating temperature	TTSD	*1	150	180	210	°C
Thermal protection circuit hysteresis	ΔTTSD	*1		15		°C
FG amplifier input offset voltage	VFG OFFSET		-8		+8	mV
Open loop voltage gain	GVFG	f = 10 kHz		43		dB
Source output saturation voltage	VFG OU	IO = -2 mA	3.7			V
Sink output saturation voltage	VFG OD	IO = 2 mA			1.3	V
Common mode signal exclusion ratio	GHR	*1		80		dB
FG amplifier common mode input voltage range	VFG CH		0		3.5	V
Phase margin	φM	*1		20		deg
Schmitt amplifier threshold voltage	VFGS SH	VFGIN+ = 2.5 V, when VFGOUT2 goes from high to low	2.45	2.50	2.55	V
Schmitt amplifier hysteresis width	VFGS HIS	VFGIN+ = 2.5 V	20	40	60	mV

Note: 1. These are target settings, and are not measured. The overlap ratings are taken as test ratings without change.
2. When the standby pin is open the IC will be in the standby state.

LB1881M


Pin Assignment




A01379

Top view

Block Diagram



A01389



LB1881M

Pin Functions

Unit (resistance: Ω)

Pin No.	Symbol	Pin voltage	Equivalent circuit	Pin function
4	V_S	$\leq V_{CC2}$		Power supply input that determines the output amplitude. It must be set to a voltage equal or lower than V_{CC2} .
5	V_{CC2}	4 to 10 V		Power supply for power amplifier systems other than motor drive transistors. Power supply pin that provides voltage for blocks other than control blocks supplied by V_{CC1} .
6	V_{CC1}	4 to 6 V		Power supply that provides voltage for the Hall amplifier, the forward/reverse circuit, the FG amplifier, and the thermal shutdown circuit.
7	ST. BY	(H): 2.0 V max (L): 0.8 V min (When V_{CC1} is 5 V)		All circuits can be made inoperative either by connecting this pin to GND, or by leaving it open. In that state the supply current will be approximately 0 μ A. Hold at 2 V or higher during normal operation.
8	ANGLE			Connect a resistor between this pin and GND. Changing the value of this resistor will change the Hall input-output gain (motor waveform slope).
10 11	FG_{IN}^- FG_{IN}^+	0 V min 3.5 V max (When V_{CC1} is 5 V)		FG signal input pin
12	FG_{OUT1}			FG amplifier output pin

Continued on next page

LB1881M

Continued from preceding page.

Unit (resistance: Ω)

Pin No.	Symbol	Pin voltage	Equivalent circuit	Pin function
13	FG _{OUT2}		<p style="text-align: center;">A01384</p>	FG Schmitt amplifier output pin
18	FRC	(H): 2.8 V min (L): 1.2 V max (When V _{CC1} is 5 V)	<p style="text-align: center;">A01385</p>	Pin for setting the motor to forward or reverse rotation Low level: Forward rotation (under 1.2 V: when V _{CC1} is 5 V) High level: Reverse rotation (over 2.8 V: when V _{CC1} is 5 V)
19	BR	(H): 2.0 V min (L): 0.8 V max	<p style="text-align: center;">A01386</p>	Motor brake pin Low level: Motor drive (under 0.8 V) High level: Motor brake (over 2.0 V)
20 21 22 23 24 25	W _{IN2} W _{IN1} V _{IN2} V _{IN1} U _{IN2} U _{IN1}	1.4 V min 2.8 V max (When V _{CC1} is 5 V)	<p style="text-align: center;">A01387</p>	W phase Hall element input pins. Logic high is defined to be states where W _{IN1} > W _{IN2} . V phase Hall element input pins. Logic high is defined to be states where V _{IN1} > V _{IN2} . U phase Hall element input pins. Logic high is defined to be states where U _{IN1} > U _{IN2} .
26	R _f			Output transistor GND
27 28 3	U _{OUT} V _{OUT} W _{OUT}		<p style="text-align: center;">A01388</p>	Output pin
1, 2, 14, 15, 16, 17, 29, 30	FRAME (GND)			GND for all circuits other than output transistors.

