



No.4373A

Monolithic Linear IC

**LA7860, 7860M****Deflection IC Supports Multisynch Display**

## Overview

The LA7860, 7860M display deflection integrated circuit supports multisynch and high-definition displays. Implemented through proprietary Sanyo circuit technology, it offers unsurpassed low-noise performance.

Its outstanding characteristic is the simplified processing it offers for screen settling in response to fluctuations in horizontal scan frequency, which has required numerous components and complex control procedures in the past. This has been made possible through a combination of the conventional phase shift function (H. SHIFT) with a new horizontal oscillation frequency dependent phase shift function (S. GAIN) implemented internally in the IC.

Control pins for various other internal functions support control at 0 to 2.5V dc, making it possible to simply control horizontal oscillation frequency and horizontal and vertical image phase directly with a microcomputer. When used in conjunction with an interface such as a DAC, it will also support system bus applications.

## Features



- Supports multisynch displays
- DC control
- Low noise
- Supports polar input signals
- TTL output

## Functions

- Horizontal frequency independent screen phase shift (H. SHIFT)
- Horizontal frequency dependent screen phase shift (S. GAIN)
- Vertical screen phase shift (V. SHIFT)
- Horizontal oscillation frequency control (H. OSC)
- Horizontal synchronization and detection (H. LOCK)
- Vertical blanking output (V. BLK)

## Package Dimensions

unit: mm

**3061-DIP30S****3073A-MFP30SD**

**SANYO Electric Co., Ltd. Semiconductor Business Headquarters**  
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

246

7997076 0019157 935

63094TH (OT) B8-0558, 0391/N2792TS No. 4373-1/4

## Specifications

### Maximum Ratings at $T_a = 25^\circ\text{C}$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	$V_{21}$ max		14	V
Maximum supply current	$I_{14}$ max		75	mA
Maximum rush current	$I_{16Si}$ max		10	mA
	$I_{24Si}$ max		10	mA
	$I_{25Si}$ max		2	mA
FBP minimum input voltage	$V_{IN18}$ min		-5	V
Allowable power dissipation	Pd max	[LA7860]	0.95	W <sup>*1</sup>
		$T_a \leq 70^\circ\text{C}$ [LA7860M]	1.1	W <sup>*2</sup>
Operating temperature	$T_{opr}$		-10 to +70	$^\circ\text{C}$
Storage temperature	$T_{stg}$		-55 to +150	$^\circ\text{C}$

Note: 1.  $T_C \leq 100^\circ\text{C}$ ,  $P_d$  max = 0.95 W (The case temperature is the temperature of pin 23.)  
 2. Measured when mounted on a 100 × 70 × 1.15 mm glass epoxy printed circuit board.

### Recommended Operating Conditions at $T_a = 25^\circ\text{C}$


Parameter	Symbol	Conditions	Ratings	unit
Recommended supply voltage	$V_{21}$		12	V
Recommended supply current	$I_{14}$		60	mA
Operating supply voltage	$V_{21op}$		10.5 to 13.5	V
Operating supply current	$I_{14op}$		55 to 65	mA
Recommended input voltage	$V_1$		2	Vp-p
Operating input voltage	$V_{30}$		2	Vp-p
	$V_{1op}$		1.0 to 3.0	Vp-p
	$V_{30op}$		1.0 to 3.0	Vp-p
Maximum horizontal input width	$V_{IN1}$ max		3/20	Th
Maximum vertical input width	$V_{IN30}$ max		3	ms
Maximum FBP input width	$V_{IN16}$ max		1/5 + Tdelf	Th

Where Th is one horizontal cycle, and Tdelf is 20-pin operation period.

**Operating Characteristics at Ta = 25 °C, V<sub>CC21</sub> = 12 V, I<sub>CC14</sub> = 60 mA**

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
V <sub>CC21</sub> current dissipation	I <sub>21</sub>		4.2	5.6	7.0	mA
V <sub>CC14</sub> supply voltage	V <sub>14</sub>		8.5	9.0	9.5	V
Maximum vertical pull-in frequency	F <sub>v</sub> max		180	210	240	Hz
Minimum vertical pull-in frequency	F <sub>v</sub> min		30.0	37.5	45.0	Hz
Maximum vertical blanking width	W <sub>b</sub> max		740	875	1010	μs
Minimum vertical blanking width	W <sub>b</sub> min		340	400	460	μs
Blanking pulse output high voltage	V <sub>bh</sub>		4.5	5	5.5	V
Blanking pulse output low voltage	V <sub>bl</sub>				0.3	V
Vertical blanking output current	I <sub>2550</sub>		1.6	2		mA
Vertical output pulse width	W <sub>vd</sub>		255	300	345	μs
Vertical output maximum shift	P <sub>v</sub> max		400	475	550	μs
Vertical output delay	D <sub>v</sub> min				1	μs
Vertical output voltage high	V <sub>vh</sub>		4.5	5.0	5.5	V
Vertical output voltage low	V <sub>vl</sub>				0.3	V
Vertical output current	I <sub>2450</sub>		1.7	2.2		mA
Vertical oscillation start voltage	F <sub>vst</sub>			5.0	6.0	V
Horizontal oscillation start voltage	F <sub>bst</sub>			5.0	6.0	V
Minimum horizontal oscillation frequency	F <sub>h</sub> min		25.7	27.1	28.5	kHz
Maximum horizontal oscillation frequency	F <sub>h</sub> max		89.5	94.6	99.7	kHz
Horizontal frequency pull-in range	H <sub>pull</sub>		3.5	4.1		%
AFC control current	I <sub>aafc</sub>		500	630	760	μA
Horizontal output high voltage	V <sub>vh</sub>		4.5	5.0	5.5	V
Horizontal output low voltage	V <sub>hl</sub>				0.3	V
Minimum horizontal phase	Ph min	T <sub>fbp</sub> = 2.6 μs	-2.0	-1.4	-0.8	μs
Maximum horizontal phase	Ph max	T <sub>fbp</sub> = 2.6 μs	3.5	4.5	5.5	μs
Frequency dependent maximum phase	Pf max	T <sub>fbp</sub> = 2.6 μs	23	26.5	30	%
Frequency dependent minimum phase	Pf min	T <sub>fbp</sub> = 2.6 μs	-3	0	3	%
Minimum horizontal output pulse width	W <sub>h</sub> min		21	24	27	%
Maximum horizontal output pulse width	W <sub>h</sub> max		64	67	70	%
Horizontal output current	I <sub>1850</sub>		1.7	2.3		mA
Synchronized output voltage	V <sub>co</sub>		4.5	5	5.5	V
Asynchronized output voltage	V <sub>nco</sub>				0.3	V
FBP input voltage	V <sub>fbp</sub>		1.2	1.5	1.8	V
EN input voltage	V <sub>en</sub>		2.0	2.5	3.0	V

## Equivalent Circuit Block Diagram and Peripheral Circuit

Unit (Resistance:  $\Omega$ , Capacitance:  $F$ )

A01035

