

SANYO**LA4585M****3-V Preamplifier + Power Amplifier for Headphone Stereo Products****Overview**

The LA4585M is a preamplifier plus power amplifier IC that supports auto-reverse and was developed for use in 3-V headphone stereo products.



Features

- The LA4585M is designed for use in playback-only compact cassette players. In addition to preamplifier and power amplifier functions, the LA4585M also provides low boost and automatic power output limiter (PVSS:Peak Volume Select System) functions.

- Provided in a mini-flat 36-pin quad package (0.65 mm lead pitch) optimal for miniature end products.
- Two auto-reverse playback preamplifiers
- Two headphone power amplifiers (16 Ω)
- Low boost function (auto-loudness effect)
- Output limiter function (PVSS)
- Two radio input switches (pre-muting switches)
- Power muting switch

Package Dimensions

unit: mm

3162B-QFP36**Specifications****Maximum Ratings at $T_a = 25^{\circ}\text{C}$**

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	$V_{CC \text{ max}}$		4.5	V
Allowable power dissipation	$P_d \text{ max}$		375	mW
Operating temperature	T_{opr}		-20 to +75	$^{\circ}\text{C}$
Storage temperature	T_{stg}		-40 to +150	$^{\circ}\text{C}$

Operating Conditions at $T_a = 25^{\circ}\text{C}$

Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage	V_{CC}		3.0	V
Operating supply voltage range	V_{CCop}		1.8 to 3.6	V

SANYO Electric Co., Ltd. Semiconductor Business Headquarters


TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

Operating Characteristics at $T_a = 25^\circ\text{C}$, $V_{CC} = 3.0\text{ V}$, $f_i = 1\text{ kHz}$, $0.775 = 0\text{ dBm}$, preamplifier $R_L = 10\text{ k}\Omega$, low boost, power amplifier $R_L = 10\text{ }\Omega$

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
[PRE + LOW BOOST + PVSS + PWR]						
Quiescent current	I _{CCO1}	R _g = 2.2 kΩ, low boost off, PVSS off	12	15	21	mA
	I _{CCO2}	R _g = 2.2 kΩ, low boost on, PVSS on	12	15	21	μA
Voltage gain (closed loop)	V _{G_T}	V _O = -5 dBm	62	64	67	dB
[PRE AMP]						
Voltage gain (open loop)	V _{G₀}	V _O = -5 dBm	70	83		dB
Voltage gain (closed loop)	V _{G₁}	V _O = -5 dBm		40		dB
Maximum output voltage	V _O max1	THD = 1 %, V _{CC} = 1.8 V	0.1	0.2		V
Total harmonic distortion	THD1	V _O = 0.2 V, V _G = 40 dB/NAB		0.05	0.5	%
Equivalent input noise voltage	V _{NI}	R _g = 2.2 kΩ, BPF = 20 Hz to 20 kHz		1.3	2.0	μV
Crosstalk	CT1	R _g = 2.2 kΩ, TUNE 1 kHz	60	80		dB
Ripple rejection ratio	SVRR	R _g = 2.2 kΩ, V _{CC} = 1.8 V, V _r = -20 dBm, f _r = 100 Hz	40	50		dB
[POWER AMP]						
Output voltage	P _O	THD = 10 %	23	34		mW
Voltage gain	V _{G₂}	V _O = -5 dBm	27	29	32	dB
Total harmonic distortion	THD2	P _O = 1 mW		0.4	1.0	%
Interchannel crosstalk	CT2	V _O = -5 dBm, R _V = 0 Ω	30	40		dB
Output noise voltage	V _{NO1}	R _V = 0 Ω, BPF = 20 Hz to 20 kHz		25	40	μV
Ripple rejection ratio	R _{r2}	R _V = 0 Ω, V _r = -20 dBm, f _r = 100 Hz, V _{CC} = 1.8 V	45	55		dB
Input resistance	R _i		22	30	38	kΩ
DC offset voltage	V _{ODC OFF}	Between pin 6 and pins 4 and 8	-90		+90	mV
[LOW BOOST]						
Voltage gain	V _{G₃}	V _i = -30 dBm, boost on/off	-2.3	-3.8	-5.3	dB
Boost*	BST1	V _{iB_{ST}} = -30 dBm, f = 100 Hz, boost on	11.2	14.7	18.2	dB
	BST2	V _{iB_{ST}} = -30 dBm, f = 10 kHz, boost on	7.0	8.5	10	dB
Maximum output voltage	V _O max2	THD = 1%, boost on	0.25	0.4		V
Total harmonic distortion	THD3	V _O = 0.1 V, boost on		0.1	0.5	%
Interchannel crosstalk	CT3	V _O = -20 dBm, R _g = 0, boost on	25	32		dB
Output noise voltage	V _{NO2}	R _g = 0, BPF = 20 Hz to 20 kHz, boost on		2.0	5.0	μV
Ripple rejection ratio	R _{r3}	R _g = 0, f _r = 100 Hz, V _r = -20 dBm, V _{CC} = 1.8 V, boost on	45	53		dB
[LOW BOOST + PVSS + POWER] The following items are measured at an R _L of 10 kΩ maximum.						
Voltage gain	V _{G₄}	V _i = -40 dBm, f = 1 kHz, boost off/on	22	24	27	dB
LOW BOOST output voltage	V _{O1}	V _i = -43 dBm, f = 100 Hz, boost on	0.13	0.23	0.33	V
LOW BOOST output voltage	V _{O2}	V _i = -28 dBm, f = 100 Hz, boost on	0.25	0.40	0.55	V
LOW BOOST total harmonic distortion	THD4	V _i = -40 dBm, f = 100 Hz, boost on		0.5	1.2	%
Output noise voltage	V _{NO3}	R _g = 0, CCIR-ARM, boost off, with the power input switch K18 set to B.	-88	-85	-82	dBm
PVSS voltage	V _{O3}	V _i = -40 dBm, PVSS 2	-40	-37	-34	dBm
PVSS width	W _{PVSS}	The input amplitude between the start point and the point where the output is +4 dB. PVSS on	30	40		dB
PVSS harmonic distortion	THD5	V _i = -40 dBm, PVSS 2		0.5	1.2	%
PVSS start input level	V _{O11}	PVSS 2	-67	-63	-59	dBm


Note: *The amount of boost for a 1-kHz input.

Block Diagram



A07376

Test Circuit Diagram



A07375



- This catalog provides information as of July, 1997. Specifications and information herein are subject to change without notice.