


SMART DRIVER FOR POWER MOS & IGBT

- PEAK HIGH OUTPUT CURRENT CAPABILITY (±8A)
- WIDE SUPPLY VOLTAGE RANGE (12.5 TO 18V)
- 0 TO –7.5V NEGATIVE BIAS VOLTAGE SUP-PLY RANGE
- OVER CURRENT AND DESATURATION PROTECTION OF THE EXTERNAL POWER DEVICE (EXTERNALLY PROGRAMMABLE)
- LATCH-UP PROTECTION (FOR IGBT)
- TWO STEPS TURN-ON (PROGRAMMABLE)
- PROTECTION AGAINST POSITIVE SUPPLY UNDER-VOLTAGE
- INPUT COMPATIBLE WITH OPTOCOUPLER OR PULSE TRANSFORMER
- PROGRAMMABLE TURN-ON DELAY
- THERMAL PROTECTION WITH ON-CHIP OVER-TEMPERATURE ALARM AND TURN-OFF PROCEDURE
- OPERATING FREQUENCY UP TO 100kHz




DESCRIPTION

The L6353 device is a smart driver, with all the drive and protection know-how "on board".

Available in both DIP and SO package, it can be triggered with a logic level or with the signal from an optocoupler or a pulse transformer. It filters parasitic input signals and drives any MOS or IGBT.

BLOCK DIAGRAM



November 1996 1/11

DESCRIPTION (continued)


It monitors the on-state voltage drop of the driven power device and protects it against overload and short circuit.

The on-state voltage drop level is externally programmable from 5 to 15V. This function is inhibited during the turn-on of the external power device for an externally programmable period. An internal inhibition time of 200ns avoids false triggering.

Overload or overheating are signalled on an alarm output. If temperature continues to increase the power output is switched off and maintained in the off-state until the temperature decreases below the low threshold. A programmable turn-on delay avoids cross conduction in bridge configurations.

To preserve the external power device (especially IGBT) from the risk of latch-up, the gate voltage can be risen in two different steps (of which the first is externally programmable from 7 to 11V).

PIN CONNECTION (top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vcc	Supply Voltage referred to COM pin	20	V
V _{SS}	Negative Supply Voltage referred to COM pin	- 8 to 0	V
VPOS-VOUT1	Collector-Emitter Voltage of High Side NPN	25	V
V _{OUT2} - V _{SS}	Drain-Source Voltage of Low Side DMOS	25	V
V _{EXT1}	Externally Forced Voltage (pin 9)	-0.3 to V _{CC}	V
V _{EXT2}	Externally Forced Voltage (pins 4,7,10, 11, 12)	-0.3 to 7	V
I _{DELAY}	Sink Current pin Delay	3	mA
I _{MON_DELAY}	Sink Current Pin Mon_Delay	3	mA
V _{ON_SENSE}	Voltage on ON_SENSE Pin	VSS-0.3 to V _{CC}	V
I _{OUT1}	Positive Output Current (tp ≤1 ms) (peak)	8	Α
I _{OUT2}	Negative Output Current (tp ≤1ms) (peak)	8	А
I _{INV_OUT}	Output Current in INV_OUT Pin	±20	mA
I _{ALARM}	Output Current in ALARM Pin	±20	mA
P _{tot}	Total Power Dissipation	internally limited	
T_{amb}	Operating Temperature Range	-25 to +85	°C
T _{stg}	Storage Temperature	-50 to +150	°C

THERMAL DATA

Symbol	Parameter	DIP16	SO16	Unit
R _{thj-ambient}	Thermal Resistance Junction-ambient Max	80	90	°C/W



PIN FUNCTIONS

N.	Name	Function
1	OUT1	Output of high side driver (emitter of power NPN transistor).
2	V _{CC}	Positive Supply Voltage (referred to COM). See under voltage lockout functioning
3	V_{POS}	Positive Bias Voltage (collector of the NPN power transistor).
4	CLAMP_PROG	First Step of the Gate Voltage Programming. The programming is achieved setting an appropriate voltage on this pin (i.e. using a resistence voltage divider).
5	INV-OUT	Inverted Output Driver Status. The buffer output is able to drive some auxiliary circuit (i.e. a LED).
6	ALARM	Diagnostic Output Signal. A fault condition is signalled by this output buffer.
7	MON_DELAY	V_{ON} Monitor Delay. An R-C network connected between this, the COM and the V_{REF} pins, define t_{MON_DELAY} time interval (see fig 4)
8	V_{REF}	Output of the 5V/10mA internal voltage reference.
9	INPUT	Input signal. The driving signal can be a logic level either active LOW (inverted mode) or HIGH (direct mode) in the Logic Level or a pulse in the Pulse Transformer Mode (see Figure 2)
10	DELAY	On Triggering Delay. An R-C network connected between this, the COM and the V_{REF} pins, definethe t_{DELAY} time interval (see fig 4)
11	SELECT	Select the direct/inverted mode in the Logic Level Mode. It's also the reference pin in Pulse transformer mode.
12	ON_LEV_PROG	V_{ON} level programming. This pin is used to set the V_{ON} monitor level. The programming is achieved setting an appropriate voltage on this pin (i.e. using a resistive divider).
13	ON_SENSE	On State Monitor. This pin is used to monitor the turning on of the external power device.
14	V _{SS}	Negative supply voltage (referred to the COM). This pin is the source of the low side driver DMOS.
15	COM	Ground
16	OUT2	Output of the low side driver (drain of the DMOS).



DC ELECTRICAL CHARACTERISTICS ($V_{POS} = V_{CC} = 15V$; $V_{SS} = -5$ to 0V; $T_j = -25$ to +125°C; unless otherwise specified)

Symbol	Pin	Parameter	Test Condition	Min.	Тур.	Max.	Unit
V_{drop}	1	V _{POS} - V _{OUT1}	I _{OUT1} = 2A		2.5		V
Vcc	2	Operating Supply Voltage	(referred to COM pin)	12.5		18	V
V _{CCth1}		Under Voltage Upper Threshold		10.5	11.5	12.5	٧
V _{CCth2}		Under Voltage Lower Threshold		10	11	12	V
V_{CChys}		Under Voltage Hysteresis		0.3	0.5	0.7	V
I_{CCq}		Quiescent Supply Current			5		mΑ
V_d	4, 12	Output Voltage	pin floating		1.26		V
I _{so}		Sourced Current	pin grounding		20		μΑ
I _{si}		Sinked Current	pin at +5V		-20		μΑ
V _{drop_sig}	5, 6	High State Output Voltage Drop	I _{out} = 20mA			V _{CC} –3	>
		Low State Output Voltage Drop				3	V
V_{ref}	8	Output of Internal Voltage	$I_{ref} = 0A; T_j = 25^{\circ}C$	4.9	5	5.1	V
		Reference	$I_{ref} \le 10 \text{mA}; T_j = 25^{\circ}\text{C}$	4.8		5.2	mA
R _{in}	7, 10	Comparator Input Resistance				100	Ω
V_{dth}		Comparator Threshold			3.15		٧
Rins	13	Input Resistance			75		ΚΩ
I _{outs}		Output Current	pin grounded		200		μΑ
V _{SS}	14	Operating Negative Bias Voltage	(referred to COM)	-7		0	>
R _{ON}	16	On Resistance	OUT2 to V_{SS}); $I_{OUT2} = 2A$		0.5		Ω
V_{il}	9	Low Level Voltage	(Logic Level Mode)	0		1	V
V_{ih}		High Level Voltage	(Logic Level Mode)	4		V _{CC}	٧
l _{in}		Input Current	0 <v<sub>in<v<sub>CC (Logic Level Mode)</v<sub></v<sub>	– 10		10	μΑ
t _{inh}		Inhibited Parasitic Pulse Duration	(Logic Level Mode)		200	300	ns
V _{ton}		Turn-on Threshold Voltage	Referred to V _{sel} (Pulse Transformer Mode)			1.5	V
V _{toff}		Turn-off Threshold Voltage	Referred to Vsel (Pulse Transformer Mode)	- 1.5			V
V _{sl}	11	Low Level Voltage	(Logic Level Mode)	0		1	V
V _{sh}		High Level Voltage	(Logic Level Mode)	2		V_{REF}	V
I _{SI}		Current Output of SELECT Pin	V _{sl} = 0V (Logic Level Mode)		300		μΑ
V _{sel}		Output Voltage of SELECT Pin	(Pulse Transformer Mode)	2.25	2.5	2.75	V

AC ELECTRICAL CHARACTERISTICS

Symbol	Pin	Parameter	Test Condition	Min.	Тур.	Max.	Unit
t _{on}	9 vs 1	Turn on Propagation Delay Time			400		ns
t _{off}	9 vs 16	Turn off propagation delay time			400		ns
t _r	1,16	Rise Time			50		ns
t _f		Fall Time			50		ns
t _{fault}		Delay Time for Fault Detection				400	ns

THERMAL PROTECTION

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit

Figure 1: Switching waveforms and test circuit




Figure 1a: Switching waveforms and test circuit




Figure 2. Pulse Transformer mode operation.





Figure 3. Gate driving voltage waveforms.



POSITIVE SUPPLY C 100μF-35V LOAD SELECT ON_SENSE 100nF INPLIT LOGIC 1.2Ω OUT2 5.6Ω СОМ NEGATIVE 100nF SUPPLY 100μF-10V CLAMP PROC MON DELAY DELA' ON LEV PROC 1nF 100pF 12ΚΩ 12ΚΩ V_{REF} V_{REF} VREE VREE NOTES (*) The capacitor is required if the pin is left floating.
(**) If the negative supply is not used, the V_{SS} pin must be connected to the COM pin as close as possible to the IC.

Figure 4. Gate driving waveforms test circuit.

INPUT INTERFACE

To drive the external power device three different possibilities are allowed:

The Logic Level Mode, either direct or inverted, and the Pulse Transformer Mode

Using the Logic Level Mode (direct) an high level (referred to COM), at the INPUT pin will start the Turn on Procedure (i.e. firing an N channel external device). A low level (referred to COM) will instead close the OUT2 pin to VSS.

The functioning is reversed in the inverted mode. To select the direct mode the SELECT pin must be connected via a capacitor to COM. The inverted mode is chosen by connecting the SELECT pin to COM.

In logic Level Mode pulses lasting less than t_{inh} (200ns typ.) are filtered out.

In the Pulse Transformer Mode the SELECT pin will be the reference pin for the signal applied to the INPUTpin. The positive pulse will start the TURN ON PROCEDURE, while the negative pulse will close OUT2 to V_{SS} . The duration of this pulses (t_w , see fig.2) must be again $t_w > t_{inh}$.

TURN-ON PROCEDURE

The firing of the external power device is performed in three steps in order to avoid the most common problems that can arise.

In each of these steps there are a number of parameters that can be easily externally presetted to

the requested values.

First Step

Parameter: tpelay

In order to avoid cross-conduction between the external power device in half bridge arrangement the driver output is activated after an externally programmable delay time (tdelay, see fig. 3) after the input signal. To set the tdelayinterval an R-C network has to be connected between the DELAY, VREF and COM pins (see fig.4) giving:

$$t_{DELAY}$$
 (μsec) = R_{EXT} ($K\Omega$) . C_{EXT} (nF)+ t_{on}

To minimize this interval only a resistor has to be connected between the DELAY and the VREF limiting thus the duration to the internal propagation delay ton.

Second step

Parameters: tmon_delay, VcL

To protect the driven device from latch-up at turnon (IGBT) after the tdelay time interval a second externally programmable time interval tmon_de-Lay (presettable using the same technique used to set the tdelay interval, see fig.4)

tmon-delay (μsec) = Rext ($K\Omega$) . Cext(nF)

during the tMON_DELAY the voltage on the Vout1) is limited to the Vcl level. To program this value an appropriate voltage drop has to be imposed, by mean of a resistive voltage divider, at the CLAMP_PROG pin according to the following formula:

$$V_{\text{CLAMP_PROG}} = \frac{V_{\text{CL}}}{6}$$

with

$$7V \le V_{CL} \le 11V$$

Leaving the CLAMP_PROG pin floating the VcL level is set to 9V. If the pin is grounded the function is inhibited (i.e. no intermediate step during the firing).

Third step

Parameter: Vonth

At the end of the tmon_delay the gate of the driven device is pulled toward the Vpos level in order to ensure an appropriate drive to minimize the power losses. The external power device is considered in overload whenever the voltage on its output, sensed via the Von_sense pin, is above Vonth. The comparison value is programmable setting at a certain level, by means of a resistive divider, the ON_LEV_PROG pin according to the following formula:

$$Von_{LEV_PROG} = Vonth. 0.17$$

with

5V ≤ VoNth. ≤ 15V

and

If the ON_LEV_PROG pin is left floating the VoNth.

Undervoltage Comparator Hysteresis

V_{cchys}

V_{ccth} D94IN126B V_s

level is set to 7.5V.

The overload status is signalled via the ALARM pin, active LOW. To inhibite the Von Monitor function, both the ON_LEV_PROG and the Vsense pins must be grounded.

THERMAL PROCEDURE


As the junction temperature raises, two different events will take place. When the Over Temperature Threshold (T_{th1}), set at 130°C is reached, the ALARM output is activated (low level). If the temperature keeps on raising, up to the Over Temperatur Shutdown (T_{th2} = 160°C Typ) the output power device is turned off until the temperature decrease. To prevent an oscillating behaviour both the thresholds have a built-in hysteresis of 20°C.

UNDERVOLTAGE LOCK OUT

To avoid operation with non optimal drive of the external power device, an Undervoltage Lockout function is implemented. The OUT1 pin is forced close to Vss until the Vcc supply voltage has reached the Undervoltage Upper Threshold (Vccth2) value. If the supply voltage falls below the lower hysteresis value (i.e. Vccth1 - Vcchys) the OUT1 will be again forced close to Vss. The built-in hysteresis will thus avoid intermittent functioning of the device at low supply voltage that may have a superimposed ripple.


DIP16 PACKAGE MECHANICAL DATA

DIM.		mm			inch	
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
a1	0.51			0.020		
В	0.77		1.65	0.030		0.065
b		0.5			0.020	
b1		0.25			0.010	
D			20			0.787
Е		8.5			0.335	
е		2.54			0.100	
e3		17.78			0.700	
F			7.1			0.280
I			5.1			0.201
L		3.3			0.130	
Z			1.27			0.050



SO16 PACKAGE MECHANICAL DATA

DIM.		mm			inch			
Dilli.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
Α			1.75			0.069		
a1	0.1		0.25	0.004		0.009		
a2			1.6			0.063		
b	0.35		0.46	0.014		0.018		
b1	0.19		0.25	0.007		0.010		
С		0.5			0.020			
c1	45° (typ.)							
D	9.8		10	0.386		0.394		
E	5.8		6.2	0.228		0.244		
е		1.27			0.050			
e3		8.89			0.350			
F	3.8		4.0	0.150		0.157		
L	0.4		1.27	0.016		0.050		
М			0.62			0.024		
S			8° (max.)				



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1996 SGS-THOMSON Microelectronics – Printed in Italy – All Rights Reserved SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

