



ISO113

Low-Cost, High-Voltage, Internally Powered OUTPUT ISOLATION AMPLIFIER

FEATURES

- SELF-CONTAINED ISOLATED SIGNAL AND OUTPUT POWER
- SMALL PACKAGE SIZE: Double-Wide (0.6") Sidebrazed DIP
- CONTINUOUS AC BARRIER RATING: 1500Vrms
- WIDE BANDWIDTH: 20kHz Small Signal, 20kHz Full Power
- BUILT-IN ISOLATED OUTPUT POWER: $\pm 10V$ to $\pm 18V$ Input, $\pm 50mA$ Output
- MULTICHANNEL SYNCHRONIZATION CAPABILITY
- BOARD AREA ONLY 0.72in.² (4.6cm²)

APPLICATIONS

- 4mA TO 20mA V/I CONVERTERS
- MOTOR AND VALVE CONTROLLERS
- ISOLATED RECORDER OUTPUTS
- MEDICAL INSTRUMENTATION OUTPUTS
- GAS ANALYZERS


DESCRIPTION

The ISO113 output isolation amplifier provides both signal and output power across an isolation barrier in a small double-wide DIP package. The ceramic non-hermetic hybrid package with side-brazed pins contains a transformer-coupled DC/DC converter and a capacitor-coupled signal channel.

Extra power is available on the isolated output side for driving external loads. The converter is protected from shorts to ground with an internal current limit, and the soft-start feature limits the initial currents from the power source. Multiple-channel synchronization can be accomplished by applying a TTL clock signal to paralleled Sync pins. The Enable control is used to turn off transformer drive while keeping the signal channel modulator active. This feature provides a convenient way to reduce quiescent current for low power applications.

The wide barrier pin spacing and internal insulation allow for the generous 1500Vrms continuous rating. Reliability is assured by 100% barrier breakdown testing that conforms to UL1244 test methods. Low barrier capacitance minimizes AC leakage currents.

These specifications and built-in features make the ISO113 easy to use, and provides for compact PC board layout.



*Ground if not used

SPECIFICATIONS

ELECTRICAL


At $T_A = +25^\circ\text{C}$ and $V_{CC1} = \pm 15\text{V}$, $\pm 15\text{mA}$ output, current unless otherwise noted.

PARAMETER	CONDITIONS	ISO113			ISO113B			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
ISOLATION								
Rated Continuous Voltage AC, 60Hz	T_{MIN} to T_{MAX}	1500			*			Vrms
DC	T_{MIN} to T_{MAX}	2121			*			VDC
Test Breakdown, 100% AC, 60Hz	10s	5657			*			Vpk
Isolation-Mode Rejection	1500Vrms, 60Hz 2121VDC		130			*		dB
Barrier Impedance			160			*		dB
Leakage Current	240Vrms, 60Hz		$10^{12} \parallel 9$	2		*	*	$\Omega \parallel \text{pF}$ μA
GAIN								
Nominal			1			*		V/V
Initial Error			± 0.3	± 0.5		*	*	%FSR
Gain vs Temperature			± 60	± 100		± 20	± 50	ppm/ $^\circ\text{C}$
Nonlinearity	$V_O = -10\text{V}$ to 10V $V_O = -5\text{V}$ to 5V		± 0.05	± 0.1		± 0.03	± 0.05	%FSR
			± 0.02	± 0.04		± 0.012	± 0.02	%FSR
INPUT OFFSET VOLTAGE								
Initial Offset			± 20	± 60		*	*	mV
vs Temperature			± 300	± 500		± 100	± 250	$\mu\text{V}/^\circ\text{C}$
vs Power Supplies	$V_{CC2} = \pm 10$ to $\pm 18\text{V}$		0.9			*		mV/V
vs Output Supply Load	$I_O = 0$ to $\pm 50\text{mA}$		± 0.3			*		mV/mA
SIGNAL INPUT								
Voltage Range	Output Voltage in Range	± 10	± 15		*	*		V
Resistance			200			*		k Ω
SIGNAL OUTPUT								
Voltage Range		± 10	± 12.5		*	*		V
Current Drive		± 5	± 15		*	*		mA
Ripple Voltage, 800kHz Carrier			25			*		mVp-p
	400 Ω /4.7nF (See Figure 4)		5			*		mVp-p
Capacitive Load Drive			1000			*		pF
Voltage Noise			4			*		$\mu\text{V}/\sqrt{\text{Hz}}$
FREQUENCY RESPONSE								
Small Signal Bandwidth			20			*		kHz
Slew Rate			1.5			*		V/ μs
Settling Time	0.1%, $-10/10\text{V}$		75			*		μs
POWER SUPPLIES								
Rated Voltage, V_{CC1}			± 15			*	*	V
Voltage Range		± 10		± 18	*		*	V
Input Current	$I_O = \pm 15\text{mA}$ $I_O = 0\text{mA}$		+90/-4.5 +60/-4.5			*		mA
Ripple Current	No Filter		60			*		mA
	$C_{IN} = 1\mu\text{F}$		3			*		mAp-p
Rated Output Voltage	Load = 15mA	± 14.25	± 15	± 15.75	*	*	*	V
Output	50mA Balanced Load	10				*		V
	100mA Single-Ended Load	10				*		V
Load Regulation	Balanced Load		0.3			*		%/mA
Line Regulation			1.12			*		V/V
Output Voltage vs Temperature			2.5			*		mV/ $^\circ\text{C}$
Voltage Balance, $\pm V_{CC2}$			0.05			*		%
Voltage Ripple (800kHz)	No External Capacitors		50			*		mVp-p
	$C_{EXT} = 1\mu\text{F}$		5			*		mVp-p
Output Capacitive Load				1			*	μF
Sync Frequency	Sync-Pin Grounded ⁽²⁾		1.6			*		MHz
TEMPERATURE RANGE								
Specification		-25		+85	*		*	$^\circ\text{C}$
Operating		-25		+85	*		*	$^\circ\text{C}$
Storage		-25		+125	*		*	$^\circ\text{C}$

* Specifications same as ISO113.

NOTE: (1) Conforms to UL1244 test methods. 100% tested at 1500Vrms for 1 minute. (2) If using external synchronization with a TTL-level clock, frequency should be between 1.2MHz and 2MHz with a duty-cycle greater than 25%.

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Supply Without Damage	±18V
V_{IN} , Sense Voltage	±50V
Com ₁ to Gnd ₁	±200mV
Enable, Sync	Gnd to $+V_{CC1}$
Continuous Isolation Voltage	1500Vrms
V_{ISO} , dv/dt	20kV/ μ s
Junction Temperature	+150°C
Storage Temperature	-25°C to +125°C
Lead Temperature, 10s	+300°C
Output Short to Gnd Duration	Continuous
$\pm V_{CC2}$ to Gnd 2 Duration	Continuous



ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION







PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER ⁽²⁾	TRANSPORT MEDIA
ISO113	24-Pin DIP	231	-25°C to +85°C			

NOTES: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book. (2) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K5 indicates 2500 devices per reel). Ordering 2500 pieces of "ISO113/2K5" will get a single 2500-piece Tape and Reel. For detailed Tape and Reel mechanical information, refer to Appendix B of Burr-Brown IC Data Book.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.




TYPICAL PERFORMANCE CURVES

At $T_A = +25^\circ\text{C}$, $V_{CC1} = \pm 15\text{VDC}$, $\pm 15\text{mA}$ output, current unless otherwise noted.



TYPICAL PERFORMANCE CURVES (CONT)

At $T_A = +25^\circ\text{C}$, $V_{CC1} = \pm 15\text{VDC}$, $\pm 15\text{mA}$ output current, unless otherwise noted.






FIGURE 2a. Gain Adjust.




FIGURE 4. Ripple Reduction.




FIGURE 2b. Gain Setting.

adjustment range, with $R_2 \geq 2R_1$. If safety or convenience dictate location of the adjustment potentiometer on the other side of the barrier from the position shown in Figure 2a, the position of R_1 and R_2 may be reversed.

Gains greater than 1 may be obtained by using the circuit of Figure 2b. Note that the effect of input referred errors will be multiplied at the output in proportion to the increase in gain. Also, the small-signal bandwidth will be decreased in inverse proportion to the increase in gain. In most instances, a precision gain block at the input of the isolation amplifier will provide better overall performance.

Figure 3 shows a method for trimming V_{OS} of the ISO113. This circuit may be applied to Signal Com1. With the values shown, $\pm 15V$ supplies and unity gain, the circuit will provide $\pm 150mV$ adjustment range and $0.25mV$ resolution with a typical trim potentiometer. The output will have some sensitivity to power supply variations. For a $\pm 100mV$ trim, power supply sensitivity is $8mV/V$ at the output.




FIGURE 3. V_{OS} Adjust.

OPTIONAL OUTPUT FILTER

Figure 4 shows an optional output ripple filter that reduces the $800kHz$ ripple voltage to $<5mV_{p-p}$ without compromising DC performance. The small signal bandwidth is extended above $30kHz$ as a result of this compensation.

MULTICHANNEL SYNCHRONIZATION

Synchronization of multiple ISO113s can be accomplished by connecting pin 3 of each device to an external TTL level oscillator, as shown in Figure 7. The PWS750-1 oscillator is convenient because its nominal synchronizing output frequency is $1.6MHz$, resulting in a $800kHz$ carrier in the ISO113 (its nominal unsynchronized value). The open collector output typically switches $7.5mA$ to a $0.2V$ low level so that the external pull up resistor can be chosen for different pull up voltages as shown in Figure 7. The number of channels synchronized by one PWS750-1 is determined by the total capacitance of the sync voltage conductors. They must be less than $1000pF$ to ensure TTL level switching at $800kHz$. At higher frequencies the capacitance must be proportionally lower.

Customers can supply their own TTL level synchronization logic, provided the frequency is between $1.2MHz$ and $2MHz$, and the duty cycle is greater than 25% .

Single or multichannel synchronization with reduced power dissipation for applications requiring less than $\pm 15mA$ from V_{CC1} is accomplished by driving both the Sync input pin (3) and Enable pin (1) with the TTL oscillator as shown in Figure 5.




FIGURE 5. Reduced Power Dissipation.

ISOLATION BARRIER VOLTAGE

The typical performance of the ISO113 under conditions of barrier voltage stress is indicated in the first two performance curves—Recommended Range of Isolation Voltage and IMR/ Leakage vs Frequency. At low barrier modulation

levels, errors can be determined by the IMRR characteristic. At higher barrier voltages, typical performance is obtained as long as the dv/dt across the barrier is below the shaded area in the first curve. Otherwise, the signal channel will be interrupted, causing the output to distort, and/or shift DC level. This condition is temporary, with normal operation resuming as soon as the transient subsides. Permanent damage to the integrated circuits occurs only if transients exceed $20kV/\mu s$. Even in this extreme case, the barrier integrity is assured.

HIGH VOLTAGE TESTING

The ISO113 was designed to reliably operate with 1500Vrms continuous isolation barrier voltage. To confirm barrier integrity, a two-step breakdown test is performed on 100% of the units. First, an 5657V peak, 60Hz barrier potential is applied for 10s to verify that the dielectric strength of the insulation is above this level. Following this exposure, a 1500Vrms, 60Hz potential is applied for one minute to conform to UL1244. Life-test results show reliable operation under continuous rated voltage and maximum operating temperature conditions.

APPLICATIONS





FIGURE 6. Isolated Current Loop Driver.



NOTES: (1) PWS750-1 can sync > 20 ISO113s. (2) Bypass supplies as shown in Figure 1.

FIGURE 7. Synchronized-Multichannel Isolation.