

## N-channel enhancement mode Logic level TrenchMOS™ transistor

IRLZ34N

### GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope using 'trench' technology. The device features very low on-state resistance and has integral zener diodes giving ESD protection up to 2kV. It is intended for use in switched mode power supplies and general purpose switching applications.


### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	55	V
$I_D$	Drain current (DC)	30	A
$P_{tot}$	Total power dissipation	68	W
$T_j$	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance $V_{GS} = 10$ V	35	$m\Omega$


### PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

### PIN CONFIGURATION



### SYMBOL



### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DSS}$	Drain-source voltage	$T_j = 25$ °C to 175°C	-	55	V
$V_{DGR}$	Drain-gate voltage	$T_j = 25$ °C to 175°C; $R_{GS} = 20$ kΩ	-	55	V
$V_{GS}$	Gate-source voltage		-	$\pm 13$	V
$I_D$	Continuous drain current	$T_{mb} = 25$ °C	-	30	A
		$T_{mb} = 100$ °C	-	21	A
$I_{DM}$	Pulsed drain current	$T_{mb} = 25$ °C	-	110	A
$P_D$	Total power dissipation	$T_{mb} = 25$ °C	-	68	W
$T_j, T_{stg}$	Operating junction and storage temperature		-55	175	°C

### THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th j-mb}$	Thermal resistance junction to mounting base		-	2.2	K/W
$R_{th j-a}$	Thermal resistance junction to ambient		60	-	K/W

### ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_C$	Electrostatic discharge capacitor voltage, all pins	Human body model (100 pF, 1.5 kΩ)	-	2	kV

N-channel enhancement mode  
Logic level TrenchMOS<sup>TM</sup> transistor

IRLZ34N

**ELECTRICAL CHARACTERISTICS** $T_j = 25^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; I_D = 0.25 \text{ mA}$	55	-	-	V
$V_{(\text{BR})\text{GSS}}$	Gate-source breakdown voltage	$I_G = \pm 1 \text{ mA}$	50	-	-	V
$V_{GS(\text{TO})}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1 \text{ mA}$	10	-	-	V
$R_{DS(\text{ON})}$	Drain-source on-state resistance	$V_{GS} = 5 \text{ V}; I_D = 17 \text{ A}$ $V_{GS} = 10 \text{ V}; I_D = 17 \text{ A}$	1.0 0.5 $T_j = 175^\circ\text{C}$ $T_j = -55^\circ\text{C}$	1.5 -	2.0 2.3	V
$g_{fs}$	Forward transconductance	$V_{DS} = 25 \text{ V}; I_D = 15 \text{ A}$	-	28	46	$\text{m}\Omega$
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 5 \text{ V}; V_{DS} = 0 \text{ V}$	-	26	35	$\text{m}\Omega$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 55 \text{ V}; V_{GS} = 0 \text{ V}$	$T_j = 175^\circ\text{C}$	-	74	$\mu\text{A}$
			-	12	40	S
			-	0.02	1	$\mu\text{A}$
			$T_j = 175^\circ\text{C}$	-	20	$\mu\text{A}$
			-	0.05	10	$\mu\text{A}$
			$T_j = 175^\circ\text{C}$	-	500	$\mu\text{A}$
$Q_{g(\text{tot})}$	Total gate charge	$I_D = 30 \text{ A}; V_{DD} = 44 \text{ V}; V_{GS} = 5 \text{ V}$	-	22.5	-	nC
$Q_{gs}$	Gate-source charge		-	6	-	nC
$Q_{gd}$	Gate-drain (Miller) charge		-	11	-	nC
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30 \text{ V}; I_D = 25 \text{ A}$	-	14	21	ns
$t_r$	Turn-on rise time	$V_{GS} = 5 \text{ V}; R_G = 10 \Omega$	-	77	110	ns
$t_{d\text{ off}}$	Turn-off delay time	Resistive load	-	55	80	ns
$t_f$	Turn-off fall time		-	48	65	ns
$L_d$	Internal drain inductance	Measured from tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead to centre of die (SOT78 package only)	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead to source bond pad	-	7.5	-	nH
$C_{iss}$	Input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz}$	-	1050	1400	pF
$C_{oss}$	Output capacitance		-	205	245	pF
$C_{rss}$	Feedback capacitance		-	113	150	pF

**REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS** $T_j = 25^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_S$	Continuous source current (body diode)		-	-	30	A
$I_{SM}$	Pulsed source current (body diode)		-	-	110	A
$V_{SD}$	Diode forward voltage	$I_F = 25 \text{ A}; V_{GS} = 0 \text{ V}$ $I_F = 34 \text{ A}; V_{GS} = 0 \text{ V}$	- -	0.95 1.0	1.2 -	V
$t_{rr}$	Reverse recovery time	$I_F = 34 \text{ A}; -dI_F/dt = 100 \text{ A}/\mu\text{s}$	-	40	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = -10 \text{ V}; V_R = 30 \text{ V}$	-	0.16	-	$\mu\text{C}$

**N-channel enhancement mode  
Logic level TrenchMOS<sup>TM</sup> transistor**

IRLZ34N

**AVALANCHE LIMITING VALUE**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W <sub>DSS</sub>	Drain-source non-repetitive unclamped inductive turn-off energy	I <sub>D</sub> = 20 A; V <sub>DD</sub> ≤ 25 V; V <sub>GS</sub> = 5 V; R <sub>GS</sub> = 50 Ω; T <sub>mb</sub> = 25 °C	-	45	mJ




Fig.1. Normalised power dissipation.  
PD% = 100 · P<sub>D</sub>/P<sub>D 25 °C</sub> = f(T<sub>mb</sub>)




Fig.3. Safe operating area. T<sub>mb</sub> = 25 °C  
I<sub>D</sub> & I<sub>DM</sub> = f(V<sub>DS</sub>); I<sub>DM</sub> single pulse; parameter t<sub>p</sub>




Fig.2. Normalised continuous drain current.  
ID% = 100 · I<sub>D</sub>/I<sub>D 25 °C</sub> = f(T<sub>mb</sub>); conditions: V<sub>GS</sub> ≥ 5 V




Fig.4. Transient thermal impedance.  
Z<sub>th j-mb</sub> = f(t); parameter D = t<sub>p</sub>/T

**N-channel enhancement mode  
Logic level TrenchMOS<sup>TM</sup> transistor**

IRLZ34N




Fig.5. Typical output characteristics,  $T_j = 25\text{ }^\circ\text{C}$ .  
 $I_D = f(V_{DS})$ ; parameter  $V_{GS}$




Fig.8. Typical transconductance,  $T_j = 25\text{ }^\circ\text{C}$ .  
 $g_{fs} = f(I_D)$ ; conditions:  $V_{DS} = 25\text{ V}$




Fig.6. Typical on-state resistance,  $T_j = 25\text{ }^\circ\text{C}$ .  
 $R_{DS(ON)} = f(I_D)$ ; parameter  $V_{GS}$




Fig.9. Normalised drain-source on-state resistance.  
 $a = R_{DS(ON)}/R_{DS(ON)25\text{ }^\circ\text{C}} = f(T_j)$ ;  $I_D = 17\text{ A}$ ;  $V_{GS} = 5\text{ V}$




Fig.7. Typical transfer characteristics.  
 $I_D = f(V_{GS})$ ; conditions:  $V_{DS} = 25\text{ V}$ ; parameter  $T_j$




Fig.10. Gate threshold voltage.  
 $V_{GS(TO)} = f(T_j)$ ; conditions:  $I_D = 1\text{ mA}$ ;  $V_{DS} = V_{GS}$

**N-channel enhancement mode  
Logic level TrenchMOS™ transistor**

**IRLZ34N**




Fig.11. Sub-threshold drain current.  
 $I_D = f(V_{GS})$ ; conditions:  $T_j = 25^\circ\text{C}$ ;  $V_{DS} = V_{GS}$




Fig.14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0\text{ V}$ ; parameter  $T_j$




Fig.12. Typical capacitances,  $C_{iss}$ ,  $C_{oss}$ ,  $C_{rss}$ .  
 $C = f(V_{DS})$ ; conditions:  $V_{GS} = 0\text{ V}$ ;  $f = 1\text{ MHz}$




Fig.15. Normalised avalanche energy rating.  
 $W_{DSS}\% = f(T_{mb})$ ; conditions:  $I_D = 20\text{ A}$




Fig.13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 30\text{ A}$ ; parameter  $V_{DS}$





Fig.16. Avalanche energy test circuit.  
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

N-channel enhancement mode  
Logic level TrenchMOS™ transistor

IRLZ34N

## MECHANICAL DATA

Plastic single-ended package; heatsink mounted; 1 mounting hole; 3-lead TO-220 SOT78



DIMENSIONS (mm are the original dimensions)

UNIT	A	A <sub>1</sub>	b	b <sub>1</sub>	c	D	D <sub>1</sub>	E	e	L	L <sub>1</sub>	L <sub>2</sub> <sup>(1)</sup> max.	P	q	Q
mm	4.5 4.1	1.39 1.27	0.9 0.7	1.3 1.0	0.7 0.4	15.8 15.2	6.4 5.9	10.3 9.7	2.54	15.0 13.5	3.30 2.79	3.0 3.6	3.8 3.0	2.6 2.7	2.2

## Note

1. Terminals in this zone are not tinned.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT78		TO-220				97-06-11

Fig.17. SOT78 (TO220AB); pin 2 connected to mounting base (Net mass:2g)

## Notes

- This product is supplied in anti-static packaging. The gate-source input must be protected against static discharge during transport or handling.
- Refer to mounting instructions for SOT78 (TO220AB) package.
- Epoxy meets UL94 V0 at 1/8".

**N-channel enhancement mode  
Logic level TrenchMOS<sup>TM</sup> transistor****IRLZ34N****DEFINITIONS**

<b>Data sheet status</b>	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
<b>Limiting values</b>	
Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
<b>Application information</b>	
Where application information is given, it is advisory and does not form part of the specification.	
<b>© Philips Electronics N.V. 1999</b>	
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.	
The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.	

**LIFE SUPPORT APPLICATIONS**

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.