<u>To;</u>	SPEC No. E L I S S U E: July 23 1997
TENTATIVE	SPECIFICATIONS
Product Type <u>CCD SIGNA</u>	L PROCESS & DIGITAL INTERFACE
Model No. I]	R 3 Y 3 8 M
	ain <u>26 pages including the cover and appendix</u> . reform of characteristics or other reasons.
CUSTOMERS ACCEPTANCE	
DATE :	
BY:	PRESENTED
	BY: T. Chind T. OHNO Dept. General Manager
	REVIEWED BY: PREPARED BY: 74. Frijsta G. Mlori
	Engineering Dept.4 Logic Engineering Center Tenri IC Development Group SHARP CORPORATION

- •Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- •When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - •Office electronics
 - •Instrumentation and measuring equipment
 - •Machine tools
 - •Audiovisual equipment
 - •Home appliances
 - •Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.

•Control and safety devices for airplanes, trains, automobiles, and other transportation equipment

•Mainframe computers

•Traffic control systems

•Gas leak detectors and automatic cutoff devices

•Rescue and security equipment

- •Other safety devices and safety equipment, etc.
- (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.

•Aerospace equipment

•Communications equipment for trunk lines

•Control equipment for the nuclear power industry

•Medical equipment related to life support, etc.

(4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.

•Please direct all queries regarding the products covered herein to a sales representative of the company.

CONTENTS

1.	Description P2
2.	Terminal Names·····P3
3.	Terminal Configration ·····P4
4.	Block Diagram·····P5
5.	Description of Terminal FunctionsP6
6.	Description of OperationsP11
7.	Timing DiagramP13
8.	PrecautionsP14
9.	Absolute Maximum RatingsP15
10.	Recommended Operation ConditionsP15
11.	Electrical Characteristics ······P16
12.	Measurement WaveformsP21
13.	Measurement CircuitP22
14.	Application Circuit ExampleP23
15.	Package Outline Package Outline

```
1. Description
  The IR3Y38M is an one-chip signal processing IC for CCD area sensers.
  This device includes correlated double sampling circuit(CDS), automatic
  gain control amplifier(AGC), and 10bit analog-to-digital converter(ADC).
Features
  • Low power consumption. (315mW TYP.)
  • High speed sample-and-hold circuits.(pulse width 12ns MIN.)
  • Wide AGC gain variation from 10.5dB to 41dB.
  • 10bit ADC operating up to 18MHz.
  • Serial interface to be able to control the AGC gain, maximum gain
   and offset adjustment.
  • Standby mode is available for power saving applications.
  • Operates at 5V simple voltage.
  • Digital interface for 3V/3.3V operating logic ICs.
 * Not designed or rated as radiation hardened.
 * Packaging material:
                                                 Plastic
 * Chip material and wafer substrate type:
                                                 P-type silicon
 * Number of pins and package type:
                                                 48-pin quad-flat package
 * Process(structure):
                                                 Bipolar
Applications
 CCD camera
 Digital still camera
```

2. Terminal Names

Pin No.	Terminal Name	Pin No.	Terminal Name
1	D00	2 5	Vcc1
2	D01	26	REFCAP
3	D02	27	STBY
4	D03	28	CLP
5	D04	29	S/H1
6	GND6	30	S/H2
7	Vcc6	31	S/H3
8	D05	32	OBP
9	D06	33	OBCAP
10	D07	34	OFSCTL
11	D08	35	BLK
12	D09	36	Vcc2
13	ADCK	3 7	GND2
14	GND5	38	Vcc3
15	Vcc5	39	AGCOUT
16	SCK	4 0	GND3
17	Vcc4	41	AGCCTL
18	GND4	4 2	ADOFS
19	SDATA	4 3	ADIN
2 0	CLPCAP	44	N. C.
21	CCDIN	4 5	ADCLP
22	REFIN	4 6	VRT
23	GND1	4 7	VRB
24	SHISET	4 8	VLOGIC



IR3Y38M



Г

Pin #	Name	Voltage	d on condition that Vcc1~6=5.0V, V Equivalent circuit	Description
2 5	Vcc1	5. OV	······································	Power supply pins of the
23	GND1	0.0V		CDS/AGC. Pay careful attention to board layout of t GND1 because the CDS/AGC noise sensitive circuits.
36	Vcc2	5. OV		Power supply pins of th S/H3 and OPB-clamp cir
37	GND2	0. 0V		cuits.
38	Vcc3	5. OV		Power supply pins of the output buffer circuit
40	GND3	0. 0V		connected to the AGCOUT pin.
17	Vcc4	5. OV		Analog power supply pins of the A/D converter.
18	GND4	0.0V		
15	Vcc5	5. 0V		Digital power supply pins of the A/D converter.
14	GND5	0. 0V		
7	Vcc6 GND6	5. 0V 0. 0V		Power supply pins of the output buffer of the A/D converter.
,		0.01	······································	
1 2 3	D00 D01 D02	- 3. 1V	<u>Vcc6</u>	Digital data output pins of the A/D converter. DOO is LSB and DO9 is MSE
4 5	D03 D04	0. 2V		The data format is a straight binary code.
8 9 10 11	D05 D06 D07 D08			V _{оL} : 0.2V (typ.) V _{он} : VLOGIC - 0.2V (typ.)
<u>12</u> 13	DO9 ADCK	>2. 1V <0. 7V	Vcc5	Clock input pin of the A/ converter. The A/D conversion is exe cuted with the rise edge the ADCK, and the data is outputed with the fall ed of the one.
			GND5	duty : 50% fmax : 18MHz min.

Pin #	Nаше	Voltage	Equivalent Circuit	Description
16	SCK			Clock or data input pins
		>2.1V	Vcc1	of the serial interface.
			154	
19	SDATA	<0.7V		SDATA SCK action
			\pm	DATA 1 SHIFT
				$\begin{array}{c c c c c c c c c c c c c c c c c c c $
			GND1	
20	CLPCAP	3. 2V	Vcc1	Bias decoupling pin of the
				CDS signal clamp circuit.
			$-\xi \neq \xi - \zeta$	This pin is connected to
				the GND1 via a capacitor.
0.1	CODIN	0.57	GND1	Signal insut size of the
21	CCDIN	2. 5V	Vcc1	Signal input pin of the CDS. Input CCD signal to
			\times 25k \ddagger 150 μ	this pin via a capacitor.
22	REFIN	2. 5V		Reference input pin of the
		2.0.		CDS. This pin is connected
			150 #	to the GND1 via a capaci-
			GND1	tor.
24	SHISET	1.7V	Vcc1	Operation current setting
			2k\$ 2k\$ 26k\$	pin of the CDS and S/H3
				circuits.
				This pin is connected to
				the GND1 via a resister. The slew rates of the S/Hs
	-			are in inverse proportion to
			GND1	the value of the resister.
26	REFCAP	3. 2V	Vcc1	Bias decoupling pin of the
				CDS reference clamp cir-
			∠ 36k [₹] ⁷⁵ <i>x</i> ⊖	cuit.
				This pin is connected to
				the GND1 via a capacitor.
			$\begin{array}{c c} & 54k \\ \hline & & \\$	
0.7	CTDV	5.01	GND1	Stand-by function control
27	STBY	5.0V (open)	Vcc1	pin. All the actions stop
			100k ≨ 40 <i>u</i> 68k ≨	and the power dissipation
		>2.1V		is decreased when low.
				The threshold voltage has
				0.4V hysteresys.
		<0. 7V	75k	Connect to the Vcc if not
		NU. 14	GND1	used.

I R 3 Y 3 8 M

Pin #	Name	Voltage	Equivalent Circuit	Description
28	CLP			Pulse input pin of the CDS
				feed-through level clamp.
				Signal is clamped when low.
29	S/H1			Pulse input pin of the CDS
			Vcc1	S/H1 signal sampler.
		NO 17	504	Signal is sampled when low.
30	S/H2		\uparrow \uparrow \downarrow	Pulse input pin of the CDS
00				S/H2.
				Signal is sampled when low.
31	S/H3		100	Pulse input pin of the
0 1	0,0	<0.7V		S/H3.
			GND1	Signal is sampled when low.
32	OBP			Pulse input pin of the OPB
02	0.21			clamp and bias error amp.
				Signal is clamped when low.
33	OBCAP	3. 7V	Vcc2	Clamp capacitor pin of the
00	000m	0. , ,	····	optical black clamp (OPB
			$ 20k \ge 20k \ge 3$. $3k = 3$. $3k $	clamp) circuit.
				Connect to the GND2 via
				a capacitor.
			GND2	
34	OFSCTL	2.15V	Vcc1	Decoupling capacitor pin
04	UI OUIL	~2. 30V	· · · · · · · · · · · · · · · · · · ·	of the blanking offset
		2.001	$\frac{1}{2}$	control D/A converter.
				Connect to the GND1 via
			10k \$	a capacitor.
			\downarrow \downarrow \downarrow \downarrow $2.2V \downarrow$ $D/A \neq$	
			GND1	
35	BLK			Blanking pluse input pin.
00	DLA	>2.1V	Vcc2	The output of the AGCOUT
			20 #	pin is blanked when low.
				The blanking level can be
			200	controlled by the serial
		<0. 7V		interface.
			本	
			GND2	
39	AGCOUT	0. 9V		Signal output pin of the
09	AGCOUT	(0.9) (OBP=L)	V <u>cc3</u>	AGC. Connect to the ADIN
			300≹ ♀	pin via a capacitor.
				pin via a capacitor.
			<u>+</u> +K ↓	
			10K\$ 4	
			GND3	
		l	<u>1</u>	1

I R 3 Y 3 8 M

Pin #	Name	Voltage	Equivalent Circuit	Description
41	AGCCTL	2. 5V	Vcc1	Decoupling capacitor pin
_		~3. 8V		of the AGC gain control
			± ⁵⁰ ≠ 💬	D/A converter.
			200 10k	Connect to the GND1 via a
				capacitor.
			GND1	
42	ADOFS	3. 3V	Vcc4	Voltage adjustment pin of
		(open)	70k	the ADC black level clamp.
				This pin is biased at 3.3V
		input		from the inside of the IC.
		range		Connect to the GND4 via a
		1.6V	T 25x 25x 75x	capacitor if not used.
		~ 5. 0V	GND4	·
43	ADIN	1. 2V	Vcc4	Signal input pin of the
		(ADCLP=L)		ADC. Connect to the AGCOUT
				pin via a capacitor.
ļ				This capacitor is also used
				as the clamp capacitor of
				the ADC blank level clamp.
			GND4	
44	N. C.			Non connection. It is rec-
				ommended to connect to GND
				for better heat radiation
4 5	ADCLP		Vcc4	and avoiding noise. Pulse input pin of the ADC
				black level clamp. Signal
		>2.1V		is clamped when low.
				When the ADOFS is open , the
				clamped level is setted
		<0.7V	*	to make the ADC output 62
				(decimal).
			GND4	
46	VRT	3. 9V	Vcc4	Upper reference decoupling
				pin of the ADC.
				Connect to the GND4 via a
				capacitor.
			GND4	
4 7	VRB	1. 9V		Lower reference decoupling
	1 112	1.01		pin of the ADC.
	ł			Connect to the GND4 via a
	t 			capacitor.
			GND4	
			GND4	

I R 3 Y 3 8 M

48 VLOGIC 3.3V Vcc5 ADC output 25x 0 of the DOO ed to VLOG It is reconnect to the	cription voltage setting igh level voltage ~D09 pins is set- IC - 0.2V. mmended to con- e power supply lowing logic ICs.
254 pin. The hi of the DOO ed to VLOG It is reconnect to the of the fol	igh level voltage ~D09 pins is set- IC - 0.2V. mmended to con- e power supply
200 200 200 200 200 200 200 200	IC - 0.2V. mmended to con- e power supply
The second secon	nmended to con- e power supply
± nect to the of the foll	e power supply
of the following of the following the following of the following the fol	
GND5 Of the fol	lowing logic ICs.
GUDJ	
	1
	1
	2

6. Description of Operations • CDS circuit The clamp circuit clamps the feed-through level of the CCD signal with the CLP pulse. Then the S/H1 circuit samples the signal period of the one with the S/H1 pulse and holds on. Thus the video signal is obtained. But this signal has the level drop caused by the reset pulse of the CCD signal, and for removing it. the S/H2 circuit samples this signal again with the S/H2 pulse. For reducing the effect of the sampling pulse or other noise sources, the CDS circuit is formed with a differential structure. • Bias error amplifier circuit For stabilizing the bias level of the CDS circuit and reducing the offset of the AGC circuit, the bias error amplifier acts with the OBP pulse during the OPB period. • AGC amplifier circuit The AGC amplifier amplifies the video signal obtained by the CDS circuit. The gain of the AGC is controlled by the value of the AGCGAIN serial register. And maximum gain of the AGC is controlled by the value of the GAINSEL serial register. • OPB clamp circuit For clamping the level of the amplified signal to the black level, the OPB clamp circuit acts with the OBP pulse during the OPB period. • Blanking circuit The output signal is fixed to the blanking level with the BLK pulse. The blanking level is the sum of the black level and the offset value decided by the value of the OFFSET serial register. • A/D converter The S/H3 circuit samples the amplified signal with S/H3 pulse and the A/Dconverter converts the sampled signal to the 10bit straight binary digital data. The clamp circuit placed in front of the A/D converter clamps the signal level beside the lower limit of the convertible input range with the ADCLP pulse. The clamped level is controllable by the voltage of the ADOFS pin. The A/D conversion is executed with a rise edge of the ADCK clock, and the data is outputed with a fall edge of the one. The high level voltage of the outputs is controlled by the voltage of the VLOGIC pin. • Standby function By making the STBY pin low, all the action of this IC stops and the power dissipation is decreased. The outputs of the A/D converter (D00~D09) turn to high impedance when standby.

• Serial Interface

The IR3Y38M has a serial interface to control the gain of the AGC amplifier and the offset of the blanking level. This interface is constituted by a shift register for serial-parallel conversion, data registers and D/A converters.

The data inputted to SDATA is fetched and shifted with the rise edge of the SCK. While transmitting data, the SDATA must be low when the SCK falls. When the SDATA is high and the SCK falls, the data on the shift register is stored to the selected data register with a following fall edge of the SDATA. The stored data register is selected by the data of the DO and D1 bits.





8. Precautions

The each Vccl~Vcc6 pins correspond to the each GND1~GND6 pins. Connect a ceramic capacitor as near the IC as possible between the each corresponding Vcc pins and GND pins.

The GND1 pin is the ground of the CDS circuit handling weak signal. Pay careful attention to board layout of the GND1 pattern in order to avoid the potential fluctuation of the GND1 caused by the current of the other GND pins. Especially pay attention to the current of the GND6 pin flowing spiky current.

All the GND pins must be at the same potential and not open. And keep the potential difference of the each Vcc pins within 0.3V.

The high level voltage of the outputs of the A/D converter is controllable by the voltage of the VLOGIC pin, but take care about the high level voltage do not become below about 1.5V in spite of making the VLOGIC pin 0V. This may cause the latch up of the following logic ICs if the power supply of this IC stands up faster than the power supply of the following logic. To avoid this problem, it is recommended to make the STBY pin low until the voltage of the logic power supply becomes stable. Take care too about the high level voltage do not become above about Vcc - 1.0V in spite of making the VLOGIC pin the Vcc potential.

9. Absolute Maximum Ratings

Parameter	Symbol	Conditions	Rating	Unit
Supply Voltage	Vcc1 ~ Vcc6		7	V
Power Dissipation	Pp	Ta ≦ 25°C	570	шW
Derating Ratio		Ta > 25℃	4.5	m ₩/°C
Operating Temperature Range	Торг		-30 ~ 70	°C
Storage Temperature Range	Tstg		$-55 \sim 150$	°C
Input Voltage Range	V I N		$-0.3 \sim Vcc+0.3$	V

10. Recommended Operating Conditions

Parameter	Symbol	Applications	Rating	Unuit
Supply Voltage	Vcc1 ~ Vcc6		4.75 ~ 5.25	V
Standard CCD Input				
Signal Level	Vccd	CCDIN	200	шV _{Р-Р}
Input Voltage (High)	VIH	ADCK, SCK, SDATA STBY, CLP, S/H1,	2.1 ~ Vcc	V
Input Voltage (Low)	Vīl	$\overline{\frac{S}{H2}, \overline{S}{H3}, \overline{OBP},}_{BLK, ADCLP}$	0 ~ 0.7	V
S/H Pulse ₩idth	tws∕H	CLP, S/H1, S/H2, S/H3	12 ~	ns
Clamp Pulse Width	twc	OBP, ADCLP	1.5 ~	μS
A/D Converter Clock Frequency	fadck	ADCK	~ 18	MH z
Serial Interface Clock Frequency	fscк	SCK	~ 300	k H z

11. Electrical Characteristics • DC Electrical Characteristics If not indicated, Ta=25t, Vcc1=Vcc2=Vcc3=Vcc4=Vcc5=Vcc6=5.0V, VLOGIC=3.3V ADCK = 0V, SCK = 0V, SDATA = 0V, STBY = 3.3V, CLP = 0VS/H2 = 0V, S/H3 = 0V, BLK = 3.3V, OBP = 0VS/H1 = 0V.SW42 = OFF SW43 = a, ADCLP=3, 3V The current direction flowing into the pin is positive direction. * General TYP Pin# Parameter Symbol Conditions MIN MAX Unit 1 | Supply Current(1) 27 Icc1 | Vcc1 mА 2 Supply Current(2) Icc2 | Vcc2 2.3 шA 3 Supply Current(3) Icc3 Vcc3 0.7 шA 4 | Supply Current(4) Icc4 Vcc4 13 mА 5 | Supply Current(5) Iccs Vcc5 16 шA Icc6 | Vcc6 6 | Supply Current(6) 5.0 шA 7 | Total Supply Current Total of Icc1~Icc6. Icc 63 шA 8 Standby Supply Current ISTBY STBY=OV, Total of Icc1~Icc6. 4.0 шA Input Current (High) (1) Apply to CLP, S/H1, S/H2, S/H3 0 9 IIHI μA and OBP pins. V_{IH}=3.3V Apply to $\overline{\text{CLP}}$, $\overline{\text{S}/\text{H1}}$, $\overline{\text{S}/\text{H2}}$, $\overline{\text{S}/\text{H3}}$ 10 Input Current (Low) (1) -1.2IILI μA and OBP pins. $V_{IL}=0V$ 11 Apply to SCK and SDATA pins. 0 Input Current (High) (2) I г н 2 μA V_{1H}=3.3V Input Current (Low) (2) Apply to SCK and SDATA pins. 12 -0.2 IIL2 μA $V_{IL} = 0V$ 13 | Input Current (High) (3) Іінз Apply to BLK and ADCLP pins. 0 μA V_{IH}=3.3V Apply to BLK and ADCLP pins. -0.314 Input Current (Low) (3) IIL3 u A $V_{1L} = 0V$ 15 | Input Current (High) (4) IIH4 Apply to ADCK pin. 0 шA V_{1H}=3.3V 16 Input Current (Low) (4) IILA Apply to ADCK pin. -2.0μA $V_{IL}=0V$ 17 STBY Voltage V 2 7 Open STBY pin. 5.0 V 18 STBY Impedance Z_{27} 110 kΩ * CDS/AGC Part MIN TYP MAX Symbol Conditions Unit Parameter Pin# 3.2 V 19 CLPCAP Voltage V₂₀ 20 CCDIN Voltage 2.5 V V₂₁ V 2.5 21 REFIN Voltage V₂₂ V 1.7 22 | SHISET Voltage V 2 4 V 23 REFCAP Voltage 3.2 V 2 6 24 OBCAP Voltage V 3 3 3.7 V

Pin#	Parameter	Symbol	Conditions	MIN	TYP	MAX	Uni
25	AGCOUT Voltage	V 3 9			0.9		V
26	CCDIN Impedance	Z ₂₁			14		kΩ
27	REFIN Impedance	Z ₂₂			14		kΩ
28	REFCAP Impedance	Z26			26		kΩ
29	OFSCTL Impedance	Z ₃₄			9.5		kΩ
30	AGCCTL Impedance	Z ₄₁			12		kΩ
31	CLPCAP Charge Current	I L 2 0	CLPCAP=2. 8V, OBP=0V		-135		μ A
			Measure the current of CLPCAP.				
32	CLPCAP Discharge Current	I _{H20}	CLPCAP=3. 6V, OBP=0V		135		μA
	_		Measure the current of CLPCAP.				
33	CLPCAP Leakage Current	Iz20	CLPCAP=3. 2V, 0BP=3. 3V	-0.5	0	0.5	μA
	_		Measure the current of CLPCAP.				
34	OBCAP Charge Current	IL33	OBCAP=3. 3V, OBP=0V		-90		μA
	-		Measure the current of OBCAP.				
35	OBCAP Discharge Current	I _{H33}	OBCAP=4. 1V, OBP=0V		90		μA
	_		Measure the current of OBCAP.				
36	OBCAP Leakage Current	I z 3 3	OBCAP=3. 7V, OBP=3. 3V	-0.5	0	0.5	ųА
	-		Measure the current of OBCAP.				
* A Pin#	/D Converter Part Parameter	Symbol	Conditions	MIN	ТҮР	MAX	Uni
37		V 4 2			3.3		V
38		V 4 3	ADCLP=0V		1.4		V
39	VRT Voltage	V 4 6		·····	3.9		V
40	VRB Voltage	V 4 7	· · · · · · · · · · · · · · · · · · ·		1.9		V
41	ADOFS Impedance	Z42			70		kΩ
42	ADIN Charge Current	IL43	ADIN=1. 0V, ADCLP=0V		-45		
			Measure the current of ADIN.				μA
							μA
43	ADIN Discharge Current	I _{H43}	ADIN=1.8V, ADCLP=0V		45		μ Α μ Α
43	ADIN Discharge Current	I _{H43}	ADIN=1.8V,ADCLP=0V Measure the current of ADIN.		45		
43 44	ADIN Discharge Current ADIN Leakage Current			-0.3	45 0	0.3	
	N		Measure the current of ADIN.	-0.3		0.3	μ Α
	N		Measure the current of ADIN. ADIN=1.4V, ADCLP=3.3V	-0.3		0.3	μ Α
44	ADIN Leakage Current	Iz43	Measure the current of ADIN. ADIN=1.4V,ADCLP=3.3V Measure the current of ADIN. SW43=b, ADCIN=0.8V	-0.3	0	0.3	μA μA
44	ADIN Leakage Current	Iz43	Measure the current of ADIN. ADIN=1.4V, ADCLP=3.3V Measure the current of ADIN.		0	0.3	μ A μ A

of D00~D09 pins. SW43=b, ADCIN=3.5V

of DOO~DO9 pins.

Change the level of ADCK to $L \rightarrow H \rightarrow L$, then measure the voltage

Vон

46 Output Voltage (High)

3.10

V

• AC Electrical Characteristics If not indicated, Ta=25°C, Vcc1=Vcc2=Vcc3=Vcc4=Vcc5=Vcc6=5.0V, VLOGIC=3.3V ADCK = 0V, SCK = 0V, SDATA = 0V, STBY = 3.3V, \overline{CLP} = 3.3V $\overline{S}/H1 = 0V$, $\overline{S}/H2 = 0V$, $\overline{S}/H3 = 0V$, $\overline{BLK} = 3.3V$, \overline{OBP} = 3.3V SW42 = 0FF SW43 = a, ADCLP=3.3V (OFFSET)=32 The value of the serial register is written with DECIMAL system.

* CDS/AGC Part

Pin#		Symbol		MIN	TYP	MAX	Uni
100	AGC Mimimum	Gan	(GAINSEL)=0, $(AGCGAIN)=0$		10.5		dB
	Gain		CLP=SG2, OBP=SG3				
			Input the attenuated SG1(f=2MHz, V=1. $6V_{P-P}$)				
			to the SIN and seek the attenuation amount				
			to make the amplitude of AGCOUT $1.6V_{P-P}$.				
101	AGC Maximum	GAXO	(GAINSEL)=0, (AGCGAIN)=255 Measure the		21.0		dB
	Gain (0)		gain alike the measurement of G_{AN} .				
102	AGC Maximum	G A X 1	(GAINSEL)=1, (AGCGAIN)=255 Measure the		24.0		dB
	Gain (1)		gain alike the measurement of G_{AN} .				
103	AGC Maximum	GAX2	(GAINSEL)=2, (AGCGAIN)=255 Measure the		27.0		dB
	Gain (2)		gain alike the measurement of G_{AN} .				
104	AGC Maximum	GAX3	(GAINSEL)=3, (AGCGAIN)=255 Measure the		30.0		dB
	Gain (3)		gain alike the measurement of G_{AN} .				
105	AGC Maximum	G _{AX4}	(GAINSEL)=4, (AGCGAIN)=255 Measure the		33.0		dB
	Gain (4)		gain alike the measurement of G_{AN} .				
106	AGC Maximum	G _{A X 5}	(GAINSEL)=5, (AGCGAIN)=255 Measure the		36.0		dB
	Gain (5)		gain alike the measurement of G _{AN} .				
107	AGC Maximum	G _{AX6}	(GAINSEL)=6, (AGCGAIN)=255 Measure the		38.5		dB
	Gain (6)		gain alike the measurement of G _{AN} .				
108	AGC Maximum	GAX7	(GAINSEL)=7, (AGCGAIN)=255 Measure the		41.0		dB
	Gain (7)		gain alike the measurement of G _{AN} .				
109	AGC Gain	GAR	$G_{AR} = G_{AX7} - G_{AN}$		30.5		dB
	Variable Width						
110	Bandwidth (1)	fin	(GAINSEL)=0, (AGCGAIN)=0		32		MH2
	(Mimimum Gain)		CLP=SG2, OBP=SG3				
			Input the SG1(f=2MHz, V=0.25V _{P-P}) to the				
			SIN and measure the amplitude of the AGC-				
			OUT. Increase the frequency and measure				
			the frequency when the amplitude attenu-				
			ates to -3dB.				
111	Bandwidth (2)	fıx	(GAINSEL)=7. (AGCGAIN)=255		17		MH:
	(Maximum Gain)		$\overline{\text{CLP}}$ =SG2, $\overline{\text{OBP}}$ =SG3				
	, ,, ,		Input the SG1(f=2MHz, V=7.5mV _{P-P}) to the				
			SIN and measure the amplitude of the AGC-				
			OUT. Increase the frequency and measure				
-			the frequency when the amplitude attenu-				
			ates to -3dB.				
			aits 10 - JUD.				

I R 3 Y 3 8 M

Pin#	Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
112	OFFSET Adjust-	VBON	(GAINSEL)=0		-75		mV
	ment Limit (1)		(AGCGAIN)=0				
	(OFFSET=0)		SIN=GND1, (OFFSET)=0, $\overline{\text{CLP}}$ =0V, $\overline{\text{OBP}}$ =0V				
			Measure the voltage of the AGCOUT at BLK=				
			3.3V and define it V_{BO11} . Measure the one				
			similarly at BLK=OV and define it V_{BO12} .				
			$\mathbf{V}_{\mathbf{BON}} = \mathbf{V}_{\mathbf{BO12}} - \mathbf{V}_{\mathbf{BO11}}$				
113	OFFSET Adjust-	VBOX	(GAINSEL)=0		65		mV
	ment Limit (2)		(AGCGAIN)=0				
	(OFFSET=63)		SIN=GND1, (OFFSET)=63, CLP=0V, OBP=0V				
			Measure the V_{BO21} and V_{BO22} similarly to				
			above-mentioned method.				
ŀ							
			$\mathbf{V}_{\mathbf{BON}} = \mathbf{V}_{\mathbf{BO22}} - \mathbf{V}_{\mathbf{BO21}}$				
114	Output Dynamic	V _{DYN}	(GAINSEL)=0, $(AGCGAIN)=0$	2.0	2.3	-	V p - p
	Range (1)		CLP=SG2, OBP=SG3				
	(Minimum Gain)		Input the SG1(f=2MHz, V=0. $8V_{P-P}$) to the SIN				
			and measure the amplitude of the AGCOUT.				
115	Output Dynamic	V _{DYX}	(GAINSEL)=0	2.0	2.3	-	V P - P
	Range (2)		(AGCGAIN)=0				
	(Maximum Gain)		CLP=SG2, OBP=SG3				
			Input the SG1(f=2MHz, V=50mV _{P-P}) to the SIN				
			and measure the amplitude of the AGCOUT.				

	$\overline{\text{CLP}} = 3.3 \text{V},$	z SQUA S/H1	5° , $Vcc1=Vcc2=Vcc3=Vcc4=Vcc5=Vcc6=5.0V$, VL RE WAVE, $SCK = 0V$, $SDATA = 0V$, $STBY = 3.3V$ = 0V, $S/H2 = 0V$, $S/H3 = 0V$, $BLK = 3.3V= 0FF$, $SW43 = b$, $ADCLP = 3.3V$.0G1C=;	3. 3V		
Pin#	Parameter	Symbol	Conditions	MIN	TYP	MAX	Uni
116	Clamp Value	DCLP	SW43=a ADCLP=0V ADCIN=GND4		62		-
17	Clamp Value Ad- justment Limit(1)		Read the output value of DOO~DO9. SW42=ON, V42=5.OV, ADCLP=OV, ADCIN=GND4 Read the output value of DOO~DO9.		37		
.18		Dclpx	SW42=ON, V42=1.6V, ADCLP=0V, ADCIN=GND4 Read the output value of D00~D09.		87		-
19	Differential Linearity Error		ADCIN=SG4 Read the output value of DOO~DO9 at about 10 ⁶ times and make it a histogram. Normal-		±0.5		LSE
.20	Integral Linearity Error	ILE	ize the histogram and obtain the DLE. And integrate the histogram and obtain the ILE.		±1.5		LSE
.21	Propagation Delay (L→H)	Тагн			25		ns
.22	Propagation Delay (H→L)	Tahl	ADCIN=SG4, $C_L=20pF$ Measure the delay time from the rise edge (50%) of the ADCK to the fall edge (50%) of the DO0~D09.		25		ns
.23	Output Rise Time	Twlh	ADCIN=SG4, $C_L=20pF$ Measure the rise time (10% \rightarrow 90%) of the D00~D09.		20		ns
124	Output Fall Time	Twhl	ADCIN=SG4, $C_L=20pF$ Measure the fall time (90% \rightarrow 10%) of the		20		ns

D00~D09.











4

名称	リード仕上 TIN-LEAD	単位	備考	プラスチックパッケージ外形寸法は、
NAME QFP48-P-0707	LEAD FINISH PLATING	UNIT mm		パリを含まないものとする。
シャープ株式会社 I	C事業本部	I	NOTE	Plastic body dimensions
SHARP CORP. I	C GROUP DRAWING	NO. AA1035		do not include burr of resin.