

C-MOS RISC CPU
- TOP VIEW -



PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL
1	I/O	A/D (23)	22	—	V _{DD}	43	O	DATAEN	64	I/O	A/D (8)
2	I/O	A/D (24)	23	I	INT (4)	44	O	WR	65	—	GND
3	I/O	A/D (25)	24	I	INT (3)	45	O	RD	66	—	V _{DD}
4	I/O	A/D (26)	25	I	SINT (2)	46	O	ALE	67	I/O	A/D (9)
5	—	V _{DD}	26	I	SINT (1)	47	O	DIAG (0)	68	I/O	A/D (10)
6	—	GND	27	I	SINT (0)	48	O	DIAG (1)	69	I/O	A/D (11)
7	I/O	A/D (27)	28	I	SBR COND (3)	49	—	GND	70	I/O	A/D (12)
8	I/O	A/D (28)	29	I	SBR COND (2)	50	—	V _{DD}	71	I/O	A/D (13)
9	I/O	A/D (29)	30	O	BR COND (1)	51	O	ADDR (2)	72	I/O	A/D (14)
10	I/O	A/D (30)	31	—	GND	52	O	ADDR (3)	73	—	V _{DD}
11	I/O	A/D (31)	32	—	V _{DD}	53	O	BURSTWRNEAR	74	—	GND
12	—	GND	33	I	BR COND (0)	54	I/O	A/D (0)	75	I/O	A/D (15)
13	—	V _{DD}	34	I	BUSREQ	55	I/O	A/D (1)	76	I/O	A/D (16)
14	I	CLK 2X	35	I	RDCEN	56	I/O	A/D (2)	77	I/O	A/D (17)
15	I/O	RSVD (4)	36	I	ACK	57	—	V _{DD}	78	I/O	A/D (18)
16	I/O	RSVD (3)	37	I	BUSERROR	58	—	GND	79	I/O	A/D (19)
17	I/O	RSVD (2)	38	I	RESET	59	I/O	A/D (3)	80	I/O	A/D (20)
18	I/O	RSVD (1)	39	O	BUSGNT	60	I/O	A/D (4)	81	—	GND
19	I	RSVD (0)	40	O	SYSCLK	61	I/O	A/D (5)	82	—	V _{DD}
20	I	INT (5)	41	—	GND	62	I/O	A/D (6)	83	I/O	A/D (21)
21	—	GND	42	—	V _{DD}	63	I/O	A/D (7)	84	I/O	A/D (22)

36	ACK	ADDR (2)	51	INPUT	
33	BRCOND (0)	ADDR (3)	52	$\overline{\text{ACK}}$	; ACKNOWLEDGE
30	BRCOND (1)			BRCOND (0,1)	; BRANCH CONDITION PORT (0,1)
37	BUS ERROR	BURST/WRNEAR	53	$\overline{\text{BUSERROR}}$	; BUS ERROR
34	BUS REQ	BUSGNT	39	$\overline{\text{BUSREQ}}$	; DMA ARBITER BUS REQUEST
14				CLK 2X	; MASTER CLOCK
		DATA EN	43	$\overline{\text{COHREQ}}$	; COHERENT DMA REQUEST
24	INT (3)	DIAG (0)	47	$\overline{\text{INT}}$ (3-5)	; PROCESSOR INTERRUPT (3-5)
23	INT (4)	DIAG (1)	48	$\overline{\text{IVDREQ}}$	; INVALIDATE REQUEST
20	INT (5)			$\overline{\text{RDCEN}}$	; READ BUFFER CLOCK ENABLE
		SYS CLK	40	$\overline{\text{RESET}}$	; MASTER PROCESSOR RESET
35	RDCEN	A/D 0	54	SBRCOND (2,3)	; BRANCH CONDITION PORT (2,3)
38	RESET	A/D 1	55	$\overline{\text{SINT}}$ (0-2)	; PROCESSOR INTERRUPT (0-2)
		A/D 2	56	OUTPUT	
29	SBRCOND (2)	A/D 3	59	ADDR (2,3)	; LOW ADDRESS (2,3)
28	SBRCOND (3)	A/D 4	60	$\overline{\text{BURST/WRNEAR}}$	; BURST TRANSFER WRITE NEAR
27	SINT (0)	A/D 5	61	$\overline{\text{BUSGNT}}$	; DMA ARBITER BUS GRANT
26	SINT (1)	A/D 6	62	$\overline{\text{DATA EN}}$	; EXTERNAL DATA ENABLE
25	SINT (2)	A/D 7	63	DIAG (0,1)	; DIAGNOSTIC (0,1)
		A/D 8	64	$\overline{\text{RD}}$	; READ
		A/D 9	67	$\overline{\text{SYSCLK}}$	; SYSTEM REFERENCE CLOCK
		A/D 10	68	$\overline{\text{WR}}$	; WRITE
		A/D 11	69	INPUT/OUTPUT	
		A/D 12	70	A/D (0-31)	; ADDRESS DATA (0-31)
		A/D 13	71	ALE	; ADDRESS LATCH ENABLE
		A/D 14	72	RSVD (1-4)	; RESERVED (1-4)
		A/D 15	75		
		A/D 16	76		
		A/D 17	77		
46	ALE	A/D 18	78		
19	RSVD0	A/D 19	79		
18	RSVD1	A/D 20	80		
17	RSVD2	A/D 21	83		
16	RSVD3	A/D 22	84		
15	RSVD4	A/D 23	1		
		A/D 24	2		
		A/D 25	3		
		A/D 26	4		
		A/D 27	7		
		A/D 28	8		
		A/D 29	9		
		A/D 30	10		
		A/D 31	11		
		WR	44		
		RD	45		

