


C-MOS RISC CPU

—TOP VIEW—



PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL
1	—	NC	26	—	NC	51	—	NC	76	—	NC
2	—	NC	27	—	NC	52	—	NC	77	—	NC
3	I/O	A/D (31)	28	—	GND	53	O	BURST/WRNEAR	78	—	V _{CC}
4	I/O	A/D (30)	29	—	V _{DD}	54	O	ADDR (3)	79	—	GND
5	I/O	A/D (29)	30	I/O	A/D (14)	55	O	ADDR (2)	80	O	TC
6	I/O	A/D (28)	31	I/O	A/D (13)	56	—	V _{DD}	81	I/O	*2/EXTDATAEN
7	I/O	A/D (27)	32	I/O	A/D (12)	57	—	GND	82	I/O	*1/IOSTROBE
8	—	GND	33	I/O	A/D (11)	58	O	DIAG	83	I	SINT (0)
9	—	V _{DD}	34	I/O	A/D (10)	59	O	LAST	84	I	SINT (1)
10	I/O	A/D (26)	35	I/O	A/D (9)	60	O	ALE	85	I	SINT (2)
11	I/O	A/D (25)	36	—	V _{DD}	61	O	RD	86	I	INT (3)
12	I/O	A/D (24)	37	—	GND	62	O	WR	87	I	INT (4)
13	I/O	A/D (23)	38	I/O	A/D (8)	63	O	DATAEN	88	—	V _{DD}
14	I/O	A/D (22)	39	I/O	A/D (7)	64	—	V _{DD}	89	—	GND
15	I/O	A/D (21)	40	I/O	A/D (6)	65	—	GND	90	I	INT (5)
16	—	V _{DD}	41	I/O	A/D (5)	66	O	SYSCLK	91	O	ADDR (0)
17	—	GND	42	I/O	A/D (4)	67	O	BUSGNT	92	O	ADDR (1)
18	I/O	A/D (20)	43	I/O	A/D (3)	68	I	RESET	93	O	BE16 (0)
19	I/O	A/D (19)	44	—	GND	69	I	BUSERROR	94	O	BE16 (1)
20	I/O	A/D (18)	45	—	V _{DD}	70	I	ACK	95	I	TRISTATE
21	I/O	A/D (17)	46	I/O	A/D (2)	71	I	RDCEN	96	I	CLK IN
22	I/O	A/D (16)	47	I/O	A/D (1)	72	I	BUSREQ	97	—	V _{DD}
23	I/O	A/D (15)	48	I/O	A/D (0)	73	O	MEMSTROBE	98	—	GND
24	—	NC	49	—	NC	74	—	NC	99	—	NC
25	—	NC	50	—	NC	75	—	NC	100	—	NC

*1 : SBRCOND (3)

*2 : SBRCOND (2)

INPUT

<u>ACK</u>	: ACKNOWLEDGE
<u>BUSERROR</u>	: BUS ERROR
<u>BUSREQ</u>	: DMA ARBITER BUS REQUEST
<u>CLK IN</u>	: MASTER CLOCK
<u>INT (3) - INT (5)</u>	: PROCESSOR INTERRUPT 3 - 5
<u>RDCEN</u>	: READ BUFFER CLOCK ENABLE
<u>RESET</u>	: MASTER PROCESSOR RESET
<u>SBRCOND (2), SBRCOND (3)</u>	: BRANCH CONDITION PORT
<u>SINT (0) - SINT (2)</u>	: PROCESSOR INTERRUPT 0 - 2
<u>TRISTATE</u>	: TRI-STATE

OUTPUT

<u>ADDR (0) - ADDR (3)</u>	: LOW ADDRESS 0 - 3
<u>A/D (0) - A/D (3)</u>	: BYTE ENABLE STROBES 0 - 3 FOR 32-BIT BUS/DATA 0 - 3
<u>A/D (4) - A/D (31)</u>	: HIGH-ORDER ADDRESS 4 - 31/DATA 4 - 31
<u>ALE</u>	: ADDRESS LATCH ENABLE
<u>BE16 (0), BE16 (1)</u>	: BYTE ENABLE STROBES FOR 16-BIT MEMORY PORT 0, 1
<u>BURST</u>	: BURST TRANSFER
<u>BUSGNT</u>	: DMA ARBITER BUS GRANT
<u>DATAEN</u>	: DATA ENABLE
<u>DIAG</u>	: DIAGNOSTIC
<u>EXT DATA EN</u>	: EXTENDED DATA ENABLE
<u>IO STROBE</u>	: IO STROBE
<u>LAST</u>	: LAST DATUM IN MINI BURST
<u>MEMSTROBE</u>	: MEMORY STROBE
<u>RD</u>	: READ
<u>SYSCLK</u>	: SYSTEM REFERENCE CLOCK
<u>TC</u>	: TERMINAL COUNT
<u>WR</u>	: WRITE
<u>WRNEAR</u>	: WRITE NEAR

INPUT/OUTPUT

<u>A/D (0) - A/D (31)</u>	: ADDRESS LATCH ENABLE
---------------------------	------------------------

