



## C-MOS (4,096 × 9)-BIT SYNCHRONOUS FIFO

—TOP VIEW—



| PIN No. | I/O | SIGNAL                   | PIN No. | I/O | SIGNAL                   | PIN No. | I/O | SIGNAL                       |
|---------|-----|--------------------------|---------|-----|--------------------------|---------|-----|------------------------------|
| 1       | I   | D5                       | 12      | I   | $\overline{\text{REN2}}$ | 23      | O   | Q7                           |
| 2       | I   | D4                       | 13      | I   | $\overline{\text{OE}}$   | 24      | O   | Q8                           |
| 3       | I   | D3                       | 14      | O   | $\overline{\text{EF}}$   | 25      | —   | VDD                          |
| 4       | I   | D2                       | 15      | O   | $\overline{\text{FF}}$   | 26      | I   | WEN2/ $\overline{\text{LD}}$ |
| 5       | I   | D1                       | 16      | O   | Q0                       | 27      | I   | WCLK                         |
| 6       | I   | D0                       | 17      | O   | Q1                       | 28      | I   | $\overline{\text{WEN1}}$     |
| 7       | O   | $\overline{\text{PAF}}$  | 18      | O   | Q2                       | 29      | I   | $\overline{\text{RS}}$       |
| 8       | O   | PAE                      | 19      | O   | Q3                       | 30      | I   | D8                           |
| 9       | —   | GND                      | 20      | O   | Q4                       | 31      | I   | D7                           |
| 10      | I   | $\overline{\text{REN1}}$ | 21      | O   | Q5                       | 32      | I   | D6                           |
| 11      | I   | RCLK                     | 22      | O   | Q6                       |         |     |                              |

**INPUT**

D0 - D8 ; DATA INPUTS  
 $\overline{\text{OE}}$  ; OUTPUT ENABLE  
 RCLK ; READ CLOCK  
 $\overline{\text{REN1}}, \overline{\text{REN2}}$  ; READ ENABLE 1, 2  
 RS ; RESET  
 WCLK ; WRITE CLOCK  
 $\overline{\text{WEN1}}$  ; WRITE ENABLE 1  
 WEN2/ $\overline{\text{LD}}$  ; WRITE ENABLE 2/LOAD

**OUTPUT**

$\overline{\text{EF}}$  ; EMPTY FLAG  
 $\overline{\text{FF}}$  ; FULL FLAG  
 $\overline{\text{PAE}}$  ; PROGRAMMABLE ALMOST-EMPTY FLAG  
 $\overline{\text{PAF}}$  ; PROGRAMMABLE ALMOST-FULL FLAG  
 Q0 - Q8 ; DATA OUTPUTS

