


C-MOS 4 K × 16 DUAL-PORT STATIC RAM

—TOP VIEW—



(V_{DD} = +3.3 V)

PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL
1	—	NC	26	I/O	I/O7R	51	—	NC	76	I	A6L
2	—	NC	27	I/O	I/O8R	52	—	NC	77	I	A7L
3	—	NC	28	I/O	I/O9R	53	—	NC	78	I	A8L
4	—	NC	29	I/O	I/O10R	54	—	NC	79	I	A9L
5	I/O	I/O10L	30	I/O	I/O11R	55	I	A4R	80	I	A10L
6	I/O	I/O11L	31	I/O	I/O12R	56	I	A3R	81	I	A11L
7	I/O	I/O12L	32	I/O	I/O13R	57	I	A2R	82	—	NC
8	I/O	I/O13L	33	I/O	I/O14R	58	I	A1R	83	I	$\overline{\text{LB}}_{\text{L}}$
9	—	GND	34	—	GND	59	I	A0R	84	I	$\overline{\text{UB}}_{\text{L}}$
10	I/O	I/O14L	35	I/O	I/O15R	60	O	$\overline{\text{INT}}_{\text{R}}$	85	I	$\overline{\text{CE}}_{\text{L}}$
11	I/O	I/O15L	36	I	$\overline{\text{OE}}_{\text{R}}$	61	O	$\overline{\text{BUSY}}_{\text{R}}$	86	I	$\overline{\text{SEM}}_{\text{L}}$
12	—	V _{DD}	37	I	R/W _R	62	I	M/ $\overline{\text{S}}$	87	I	R/W _L
13	—	GND	38	—	GND	63	—	GND	88	—	V _{DD}
14	I/O	I/O0R	39	I	$\overline{\text{SEM}}_{\text{R}}$	64	O	$\overline{\text{BUSY}}_{\text{L}}$	89	I	$\overline{\text{OE}}_{\text{L}}$
15	I/O	I/O1R	40	I	$\overline{\text{CE}}_{\text{R}}$	65	O	$\overline{\text{INT}}_{\text{L}}$	90	I/O	I/O0L
16	I/O	I/O2R	41	I	$\overline{\text{UB}}_{\text{R}}$	66	I	A0L	91	I/O	I/O1L
17	—	V _{DD}	42	I	$\overline{\text{LB}}_{\text{R}}$	67	I	A1L	92	—	GND
18	I/O	I/O3R	43	—	NC	68	I	A2L	93	I/O	I/O2L
19	I/O	I/O4R	44	I	A11R	69	I	A3L	94	I/O	I/O3L
20	I/O	I/O5R	45	I	A10R	70	I	A4L	95	I/O	I/O4L
21	I/O	I/O6R	46	I	A9R	71	I	A5L	96	I/O	I/O5L
22	—	NC	47	I	A8R	72	—	NC	97	I/O	I/O6L
23	—	NC	48	I	A7R	73	—	NC	98	I/O	I/O7L
24	—	NC	49	I	A6R	74	—	NC	99	I/O	I/O8L
25	—	NC	50	I	A5R	75	—	NC	100	I/O	I/O9L

INPUT

A0 - A11 : ADDRESS
CE : CHIP ENABLE
LB : LOWER BYTE SELECT
M/S : MASTER/SLAVE SELECT
OE : OUTPUT ENABLE
R/W : READ/WRITE ENABLE
SEM : SEMAPHORE ENABLE
UB : UPPER BYTE SELECT

OUTPUT

BUSY : BUSY FLAG
INT : INTERRUPT FLAG

INPUT/OUTPUT

I/O0 - I/O15 : DATA

