


\*\*\*\*\*

C-MOS 2Kx9 DUAL-PORT STATIC RAM WITH BUSY & INTERRUPT  
-TOP VIEW-



| PIN No. | I/O | SIGNAL              | PIN No. | I/O | SIGNAL | PIN No. | I/O | SIGNAL              |
|---------|-----|---------------------|---------|-----|--------|---------|-----|---------------------|
| 1       | I   | $\overline{CE}$ L   | 19      | I/O | I/O 2L | 37      | I   | A8R                 |
| 2       | I   | $R/\overline{W}$ L  | 20      | I/O | I/O 3L | 38      | I   | A7R                 |
| 3       | O   | $\overline{BUSY}$ L | 21      | I/O | I/O 4L | 39      | I   | A6R                 |
| 4       | O   | $\overline{INT}$ L  | 22      | I/O | I/O 5L | 40      | I   | A5R                 |
| 5       | I   | A10L                | 23      | I/O | I/O 6L | 41      | I   | A4R                 |
| 6       | I   | $\overline{OE}$ L   | 24      | I/O | I/O 7L | 42      | I   | A3R                 |
| 7       | I   | A0L                 | 25      | I/O | I/O 8L | 43      | I   | A2R                 |
| 8       | I   | A1L                 | 26      | -   | GND    | 44      | I   | A1R                 |
| 9       | I   | A2L                 | 27      | I/O | I/O 0R | 45      | I   | A0R                 |
| 10      | I   | A3L                 | 28      | I/O | I/O 1R | 46      | I   | $\overline{OE}$ R   |
| 11      | I   | A4L                 | 29      | I/O | I/O 2R | 47      | I   | A10R                |
| 12      | I   | A5L                 | 30      | I/O | I/O 3R | 48      | O   | $\overline{INTR}$   |
| 13      | I   | A6L                 | 31      | I/O | I/O 4R | 49      | O   | $\overline{BUSY}$ R |
| 14      | I   | A7L                 | 32      | I/O | I/O 5R | 50      | I   | $R/\overline{W}$ R  |
| 15      | I   | A8L                 | 33      | I/O | I/O 6R | 51      | I   | $\overline{CE}$ R   |
| 16      | I   | A9L                 | 34      | I/O | I/O 7R | 52      | -   | Vcc (+5V)           |
| 17      | I/O | I/O 0L              | 35      | I/O | I/O 8R |         |     |                     |
| 18      | I/O | I/O 1L              | 36      | I   | A9R    |         |     |                     |

|    |      |        |    |
|----|------|--------|----|
| 7  | A0L  | I/00L  | 17 |
| 8  | A1L  | I/01L  | 18 |
| 9  | A2L  | I/02L  | 19 |
| 10 | A3L  | I/03L  | 20 |
| 11 | A4L  | I/04L  | 21 |
| 12 | A5L  | I/05L  | 22 |
| 13 | A6L  | I/06L  | 23 |
| 14 | A7L  | I/07L  | 24 |
| 15 | A8L  | I/08L  | 25 |
| 16 | A9L  |        |    |
| 5  | A10L | I/00R  | 27 |
|    |      | I/01R  | 28 |
| 45 | A0R  | I/02R  | 29 |
| 44 | A1R  | I/03R  | 30 |
| 43 | A2R  | I/04R  | 31 |
| 42 | A3R  | I/05R  | 32 |
| 41 | A4R  | I/06R  | 33 |
| 40 | A5R  | I/07R  | 34 |
| 39 | A6R  | I/08R  | 35 |
| 38 | A7R  |        |    |
| 37 | A8R  |        |    |
| 36 | A9R  |        |    |
| 47 | A10R |        |    |
|    |      |        |    |
| 1  | CEL  | BUSY L | 3  |
| 2  | R/WL | INT L  | 4  |
| 6  | OEL  |        |    |
|    |      | BUSY R | 49 |
| 51 | CER  | INT R  | 48 |
| 50 | R/WR |        |    |
| 46 | OER  |        |    |

|               |                           |
|---------------|---------------------------|
| A0L-A10L,     |                           |
| A0R-A10R      | ; ADDRESS INPUTS          |
| BUSYL, BUSYR  | ; BUSY INPUTS             |
| CEL, CER      | ; CHIP ENBLE INPUTS       |
| I/O0L-I/O10L, |                           |
| I/O0R-I/O10R  | ; DATA INPUTS/OUTPUTS     |
| INTL, INTR    | ; INTERRUPT OUTPUTS       |
| OEL, OER      | ; OUTPUT ENABLE INPUTS    |
| R/WL, R/WR    | ; READ/WITE ENABLE INPUTS |

