


C-MOS 16 K (2,048 × 8)-BIT LINE MEMORY

—TOP VIEW—



MODE1	MODE2	MODE3	MODE
1	1	1	TIME BASE COMPRESSING /EXPANDING
1	1	0	DOUBLE SPEED EXCHANGE
1	0	*	TBC
0	1	*	1H/2H DELAY
0	0	*	DELAY LINE

0 ; LOW LEVEL

1 ; HIGH LEVEL

* ; DEC OUTPUT SIGNAL

MODE1, 2, 3 ; MODE SELECT INPUTS

$\overline{\text{RCK}}$; READ CLOCK INPUT

$\overline{\text{WCK}}$; WRITE CLOCK INPUT

$\overline{\text{CK}}$; CLOCK INPUT

$\overline{\text{RRES}}$; READ RESET INPUT

$\overline{\text{RES}}$; RESET INPUT

DI0 - DI7 ; DATA INPUTS

WE ; WRITE ENABLE INPUT

HI-Z ; HIGH IMPEDANCE

WT ; WRITE TIMING INPUT

DEC1, 2, 3, 4 ; DECODE PULSE OUTPUTS

WDEC ; WRITE DECODE PULSE OUTPUT

RDEC ; READ DECODE PULSE OUTPUT

DS ; DELAY SELECT INPUT

DO0 - DO7 ; DATA OUTPUTS

OE ; OUTPUT ENABLE INPUT

PIN NO.	MODE				
	TIME BASE COMPRESSING /EXPANDING	DOUBLE SPEED EXCHANGE	TBC	1H/2H DELAY	DELAY LINE
1	MODE1				
2	RCK			CK	
3	RRES			RES	
4 - 11	DI0 - DI7				
12	WE				
13	HI-Z	WDEC		DEC1	
15	WCK			WT	DEC4
16	WRES			DS	DEC3
17 - 24	DO0 - DO7				
25	OE				
26	MODE3		RDEC	DEC2	
27	MODE2				

