


C-MOS 1 M (131,072 × 8)-BIT SRAM

—TOP VIEW—



INPUT

- A0 - A16 : ADDRESS INPUTS
- $\overline{\text{CS}}$: CHIP SELECT
- $\overline{\text{OE}}$: OUTPUT ENABLE INPUT
- $\overline{\text{WE}}$: WRITE ENABLE INPUT

INPUT/OUTPUT

I/O1 - I/O8 : DATA INPUTS/OUTPUTS

$\overline{\text{CS}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	MODE	I/O
1	x	x	NON SELECT	HI-Z
0	1	1	OUTPUT DISABLE	HI-Z
0	0	1	READ	OUTPUT
0	x	0	WRITE	INPUT

- 0 : LOW LEVEL
- 1 : HIGH LEVEL
- x : DON'T CARE
- HI-Z : HIGH IMPEDANCE

