


C-MOS SRAM
—TOP VIEW—



20	A0	I/O0	21
18	A1	I/O1	22
17	A2	I/O2	23
16	A3	I/O3	25
15	A4	I/O4	26
13	A5	I/O5	27
12	A6	I/O6	28
11	A7	I/O7	29
5	A8		
4	A9		
32	A10		
2	A11		
10	A12		
6	A13		
9	A14		
31	CS		
1	OE		
7	WE		

A0 - A14 : ADDRESS INPUTS
CS : CHIP SELECT INPUT
I/O0 - I/O7 : DATA INPUTS/OUTPUTS
OE : OUTPUT ENABLE INPUT
WE : WRITE ENABLE INPUT

CS	OE	WE	MODE	I/O PIN
1	x	x	NO SELECTION	HI-Z
0	1	1	OUTPUT DISABLE	HI-Z
0	0	1	READ	DOUT
0	1	0	WRITE	DIN
0	0	0	WRITE	DIN

0 : LOW LEVEL
1 : HIGH LEVEL
x : DON'T CARE
HI-Z : HIGH IMPEDANCE

