


C-MOS 4M (1,048,576 × 4)-BIT DYNAMIC RAM

—SIDE VIEW—



INPUT

A0 - A9 ; ADDRESS

$\overline{CS}$; CHIP SELECT

$\overline{OE}$; OUTPUT ENABLE

$\overline{RAS}$; ROW ADDRESS STROBE

$\overline{WE}$; READ/WRITE ENABLE

INPUT/OUTPUT

I/O1 - I/O4 ; DATA

