

# DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOC莫斯 HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOC莫斯 HE4000B Logic Package Outlines/Information HEF, HEC

## **HEF4516B MSI Binary up/down counter**

Product specification  
File under Integrated Circuits, IC04

January 1995

**Binary up/down counter****HEF4516B  
MSI****DESCRIPTION**

The HEF4516B is an edge-triggered synchronous up/down 4-bit binary counter with a clock input (CP), an up/down count control input (UP/DN), an active LOW count enable input ( $\overline{CE}$ ), four parallel inputs ( $P_0$  to  $P_3$ ), four parallel outputs ( $O_0$  to  $O_3$ ), an active LOW terminal count output ( $\overline{TC}$ ), and an overriding asynchronous master reset input (MR).

Information on  $P_0$  to  $P_3$  is loaded into the counter while PL is HIGH, independent of all other input conditions except MR which must be LOW. When PL and  $\overline{CE}$  are LOW, the counter changes on the LOW to HIGH transition of CP. Input UP/DN determines the direction of the count, HIGH for counting up, LOW for counting down. When counting up,  $\overline{TC}$  is LOW when  $O_0$  and  $O_3$  are HIGH and  $\overline{CE}$  is LOW. When counting down,  $\overline{TC}$  is LOW when  $O_0$  to  $O_3$  and  $\overline{CE}$  are LOW. A HIGH on MR resets the counter ( $O_0$  to  $O_3$  = LOW) independent of all other input conditions.




Fig.1 Functional diagram.




Fig.2 Pinning diagram.

HEF4516BP(N): 16-lead DIL; plastic (SOT38-1)  
 HEF4516BD(F): 16-lead DIL; ceramic (cerdip) (SOT74)  
 HEF4516BT(D): 16-lead SO; plastic (SOT109-1)  
 ( ): Package Designator North America

**PINNING**

PL	parallel load input (active HIGH)
$P_0$ to $P_3$	parallel inputs
$\overline{CE}$	count enable input (active LOW)
CP	clock pulse input (LOW to HIGH, edge triggered)
UP/DN	up/down count control input
MR	master reset input
$\overline{TC}$	terminal count output (active LOW)
$O_0$ to $O_3$	parallel outputs

**FAMILY DATA,  $I_{DD}$  LIMITS category MSI**

See Family Specifications

## Binary up/down counter



HEF4516B  
MSI

Fig.3 Logic diagram (continued in Fig.4).

7274555

## Binary up/down counter

HEF4516B  
MSI

7274556

Fig.4 Logic diagram (continued from Fig.3).

## Binary up/down counter


HEF4516B  
MSI

## FUNCTION TABLE

MR	PL	UP/DN	CE	CP	MODE
L	H	X	X	X	parallel load
L	L	X	H	X	no change
L	L	L	L	/	count down
L	L	H	L	/	count up
H	X	X	X	X	reset

## Notes

1. H = HIGH state (the more positive voltage)
- L = LOW state (the less positive voltage)
- X = state is immaterial
- / = positive-going transition



Logic equation for terminal count:

$$\overline{TC} = \overline{\overline{CE}} \cdot \{ (UP/DN) \cdot O_0 \cdot O_1 \cdot O_2 \cdot O_3 + (\overline{UP/DN}) \cdot \overline{O}_0 \cdot \overline{O}_1 \cdot \overline{O}_2 \cdot \overline{O}_3 \}$$

## AC CHARACTERISTICS

 $V_{SS} = 0$  V;  $T_{amb} = 25$  °C; input transition times  $\leq 20$  ns

	$V_{DD}$ V	TYPICAL FORMULA FOR P ( $\mu$ W)	
Dynamic power dissipation per package (P)	5 10 15	$1000 f_i + \sum (f_o C_L) \times V_{DD}^2$ $4500 f_i + \sum (f_o C_L) \times V_{DD}^2$ $11\ 200 f_i + \sum (f_o C_L) \times V_{DD}^2$	where $f_i$ = input freq. (MHz) $f_o$ = output freq. (MHz) $C_L$ = load capacitance (pF) $\sum (f_o C_L)$ = sum of outputs $V_{DD}$ = supply voltage (V)

## Binary up/down counter

HEF4516B  
MSI

## AC CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25^\circ\text{C}$ ;  $C_L = 50 \text{ pF}$ ; input transition times  $\leq 20 \text{ ns}$ 

	$V_{DD}$ V	SYMBOL	MIN.	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA
Propagation delays	CP $\rightarrow O_n$ HIGH to LOW	$t_{PHL}$	145	290	ns	$118 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
			60	120	ns	$49 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
			45	90	ns	$37 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
	LOW to HIGH	$t_{PLH}$	155	310	ns	$128 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
			65	130	ns	$54 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
			45	90	ns	$37 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
	CP $\rightarrow \overline{TC}$ HIGH to LOW	$t_{PHL}$	260	525	ns	$233 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
			105	210	ns	$94 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
			75	150	ns	$67 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
	LOW to HIGH	$t_{PLH}$	180	360	ns	$153 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
			75	150	ns	$64 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
			55	115	ns	$47 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
	PL $\rightarrow O_n$ HIGH to LOW	$t_{PHL}$	125	255	ns	$98 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
			55	110	ns	$44 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
			40	85	ns	$32 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
	LOW to HIGH	$t_{PLH}$	170	340	ns	$143 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
			70	140	ns	$59 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
			50	105	ns	$42 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
	PL $\rightarrow \overline{TC}$ HIGH to LOW	$t_{PHL}$	250	500	ns	$223 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
			110	220	ns	$99 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
			80	160	ns	$72 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
	LOW to HIGH	$t_{PLH}$	250	500	ns	$223 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
			110	220	ns	$99 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
			80	160	ns	$72 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
	$\overline{CE} \rightarrow \overline{TC}$ HIGH to LOW	$t_{PHL}$	165	330	ns	$138 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
			65	135	ns	$54 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
			50	100	ns	$42 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
	LOW to HIGH	$t_{PLH}$	145	290	ns	$118 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
			60	125	ns	$49 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
			45	95	ns	$37 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
	MR $\rightarrow O_n, \overline{TC}$ HIGH to LOW	$t_{PHL}$	205	405	ns	$178 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
			65	130	ns	$54 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
			45	85	ns	$37 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
	MR $\rightarrow \overline{TC}$ LOW to HIGH	$t_{PLH}$	225	450	ns	$198 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
			75	150	ns	$64 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
			50	100	ns	$42 \text{ ns} + (0,16 \text{ ns/pF}) C_L$

## Binary up/down counter

HEF4516B  
MSI**AC CHARACTERISTICS** $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25 \text{ }^{\circ}\text{C}$ ;  $C_L = 50 \text{ pF}$ ; input transition times  $\leq 20 \text{ ns}$ 



	$V_{DD}$ V	SYMBOL	MIN.	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA
Output transition times HIGH to LOW	5	$t_{THL}$		60	120	ns
	10			30	60	ns
	15			20	40	ns
	5	$t_{TLH}$		60	120	ns
	10			30	60	ns
	15			20	40	ns

## Binary up/down counter

HEF4516B  
MSI

	$V_{DD}$ V	SYMBOL	MIN.	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA
Minimum clock pulse width; LOW	5 10 15	$t_{WCPL}$	95 35 25	45 20 15	ns ns ns	see also waveforms Figs 6 and 7
Minimum PL pulse width; HIGH	5 10 15	$t_{WPLH}$	105 45 35	55 25 15	ns ns ns	
Minimum MR pulse width; HIGH	5 10 15	$t_{WMRH}$	120 50 40	60 25 20	ns ns ns	
Recovery time for MR	5 10 15	$t_{RMR}$	130 45 30	65 20 15	ns ns ns	
Recovery time for PL	5 10 15	$t_{RPL}$	150 50 30	75 25 15	ns ns ns	
Set-up times $P_n \rightarrow PL$	5 10 15	$t_{su}$	100 50 40	50 25 20	ns ns ns	
$UP/\overline{DN} \rightarrow CP$	5 10 15	$t_{su}$	250 100 75	125 50 35	ns ns ns	
	5 10 15	$t_{su}$	120 40 25	60 20 10	ns ns ns	
	5 10 15	$t_{hold}$	10 5 0	-40 -20 -20	ns ns ns	
Hold times $P_n \rightarrow PL$	5 10 15	$t_{hold}$	35 15 15	-90 -35 -25	ns ns ns	
$\overline{CE} \rightarrow CP$	5 10 15	$t_{hold}$	20 5 5	-40 -15 -10	ns ns ns	
	5 10 15	$f_{max}$	3 7 9	6 14 18	MHz MHz MHz	

## Binary up/down counter

HEF4516B  
MSIFig.6 Waveforms showing minimum pulse width for CP, set-up and hold times for  $\overline{CE}$  to CP and UP/DN to CP.Fig.7 Waveforms showing minimum pulse width for PL and MR, recovery time for PL and MR and set-up and hold times for  $P_n$  to PL.




Fig.8 Timing diagram.