

DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOC莫斯 HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOC莫斯 HE4000B Logic Package Outlines/Information HEF, HEC

HEF40245B buffers

Octal bus transceiver with 3-state outputs

Product specification
File under Integrated Circuits, IC04

January 1995


Octal bus transceiver with 3-state outputs**HEF40245B
buffers****DESCRIPTION**

The HEF40245B is an octal bus transmitter/receiver designed for 8-line asynchronous, 2-way data communication between data buses. It features output stages with high current output capability suitable for driving highly capacitive loads.

The direction input (DR) controls transmission of data from bus A to bus B, or bus B to bus A, depending on its logic level. The 3-state outputs are controlled by the enable input \overline{EO} . A HIGH on \overline{EO} causes the outputs to assume a high impedance OFF-state. The device also features hysteresis on all inputs to improve noise immunity.

Schmitt-trigger action in the inputs makes the circuit highly tolerant to slower input rise and fall times.

The HEF40245B is pin and functionally compatible with the TTL '245' device.

**PINNING**


A_0 to A_7	data input/output
B_0 to B_7	data input/output
DR	direction input
\overline{EO}	output enable input (active LOW)

HEF40245BP(N): 20-lead DIL; plastic (SOT146-1)

HEF40245BD(F): 20-lead DIL; ceramic (cerdip) (SOT152)

HEF40245BT(D): 20-lead SO; plastic (SOT163-1)

(): Package Designator North America

**FAMILY DATA, I_{DD} LIMITS category buffers**

See Family Specifications.

Octal bus transceiver with 3-state outputs


HEF40245B
buffers


Fig.3 Functional diagram.

FUNCTION TABLE

INPUTS		INPUTS/OUTPUTS	
EO	DR	An	Bn
L	L	A = B	input
L	H	input	B = A
H	X	Z	Z

Notes

1. H = HIGH state (the more positive voltage)
- L = LOW state (the less positive voltage)
- X = state is immaterial
- Z = high impedance OFF-state



- (1) P-channel MOS transistor conducting.
(2) P-channel MOS transistor and bipolar n-p-n transistor conducting.

Fig.4 Typical output source current characteristic.




Fig.5 Schematic diagram of output stage.

Octal bus transceiver with 3-state outputs

HEF40245B
buffers**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

See Family Specifications, except for:

D.C. current into any input	$\pm I_I$	max.	10 mA
D.C. source or sink current into any output	$\pm I_O$	max.	25 mA
D.C. current into the supply terminals	$\pm I$	max.	100 mA

DC CHARACTERISTICS $V_{SS} = 0 \text{ V}$

	V_{DD} V	V_{OH} V	V_{OL} V	SYMBOL	T_{amb} ($^{\circ}\text{C}$)						
					-40		+25			+85	
					MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.
Output current HIGH	5	4,6		$-I_{OH}$	0,75		0,6	1,2		0,45	mA
	10	9,5			1,85		1,5	3,0		1,1	mA
	15	13,5			14,5		15	50		15,5	mA
Output current HIGH	5	3,6		$-I_{OH}$	9,3		10	24		10,7	mA
	10	8,4			14,4		15	46		15,0	mA
	15	13,2			19,5		20	62		19,8	mA
Output current LOW	5		0,4	I_{OL}	2,9		2,3	5,4		1,75	mA
	10		0,5		9,5		7,6	17		5,50	mA
	15		1,5		30,0		25	45		19,0	mA
Hysteresis voltage (any input)	5			V_H			220				mV
	10						250				mV
	15						320				mV
3-state input/output leakage current pins A_n or B_n	15			$I_{OZ}^{(1)}$	—	1,6	—	—	1,6	—	12 μA

Note

- Relevant output in OFF-state; A_n at V_{SS} or V_{DD} ; B_n at V_{SS} or V_{DD} .

Octal bus transceiver with 3-state outputs

HEF40245B
buffers

AC CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$; $T_{amb} = 25 \text{ }^{\circ}\text{C}$; $C_L = 50 \text{ pF}$; input transition times $\leq 20 \text{ ns}$

	V_{DD} V	SYMBOL	MIN.	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA
Propagation delays $A_n \rightarrow B_n$ HIGH to LOW	5	t_{PHL}	95	190	ns	$83 \text{ ns} + (0,24 \text{ ns/pF}) C_L$
	10		40	80	ns	$35 \text{ ns} + (0,10 \text{ ns/pF}) C_L$
	15		30	60	ns	$26 \text{ ns} + (0,07 \text{ ns/pF}) C_L$
	A _n → B _n LOW to HIGH	5	85	170	ns	$82 \text{ ns} + (0,06 \text{ ns/pF}) C_L$
		10	40	80	ns	$38 \text{ ns} + (0,03 \text{ ns/pF}) C_L$
		15	30	60	ns	$29 \text{ ns} + (0,02 \text{ ns/pF}) C_L$
Output transition times HIGH to LOW	5	t_{THL}	40	80	ns	see Fig.6
	10		20	40	ns	
	15		15	30	ns	
	LOW to HIGH	5	30	60	ns	
		10	20	40	ns	
		15	15	30	ns	
3-state propagation delays Output disable times $\bar{E}_O \rightarrow A_n, B_n$	HIGH	t_{PHZ}	100	200	ns	see Fig.6
			50	100	ns	
			40	80	ns	
		t_{PLZ}	100	200	ns	
			60	120	ns	
			50	100	ns	
	LOW	t_{PZH}	100	200	ns	
			45	90	ns	
			35	70	ns	
		t_{PZL}	115	230	ns	
			55	110	ns	
			45	90	ns	

ALL BUFFERS SWITCHING	V_{DD} V	TYPICAL FORMULA FOR P (μW)	
Dynamic power dissipation per package (P)	5 10 15	$4\ 250 f_i + \sum (f_o C_L) \times V_{DD}^2$ $17\ 000 f_i + \sum (f_o C_L) \times V_{DD}^2$ $46\ 000 f_i + \sum (f_o C_L) \times V_{DD}^2$	where f_i = input freq. (MHz) f_o = output freq. (MHz) C_L = load capacitance (pF) $\sum (f_o C_L)$ = sum of outputs V_{DD} = supply voltage (V)

Octal bus transceiver with 3-state outputs


HEF40245B
buffers

Fig.6 Output transition times as a function of the load capacitance.