

# DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOC莫斯 HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOC莫斯 HE4000B Logic Package Outlines/Information HEF, HEC

## **HEF40192B MSI 4-bit up/down decade counter**

Product specification  
File under Integrated Circuits, IC04

January 1995

## 4-bit up/down decade counter

**HEF40192B  
MSI**

### DESCRIPTION

The HEF40192B is a 4-bit synchronous up/down decade counter. The counter has a count-up clock input ( $CP_U$ ), a count-down clock input ( $CP_D$ ), an asynchronous parallel load input ( $\bar{PL}$ ), four parallel data inputs ( $P_0$  to  $P_3$ ), an asynchronous master reset input (MR), four counter outputs ( $O_0$  to  $O_3$ ), an active LOW terminal count-up (carry) output ( $\bar{TC}_U$ ) and an active LOW terminal count-down (borrow) output ( $\bar{TC}_D$ ).

The counter outputs change state on the LOW to HIGH transition of either clock input. However, for correct

counting, both clock inputs cannot be LOW simultaneously. The outputs  $\bar{TC}_U$  and  $\bar{TC}_D$  are normally HIGH. When the circuit has reached the maximum count state of '9', the next HIGH to LOW transition of  $CP_U$  will cause  $\bar{TC}_U$  to go LOW.  $\bar{TC}_U$  will stay LOW until  $CP_U$  goes HIGH again. Likewise, output  $\bar{TC}_D$  will go LOW when the circuit is in the zero state and  $CP_D$  goes LOW. When  $\bar{PL}$  is LOW, the information on  $P_0$  to  $P_3$  is asynchronously loaded into the counter. A HIGH on MR resets the counter independent of all other input conditions. The counter stages are of a static toggle type flip-flop.




Fig.1 Functional diagram.




Fig.2 Pinning diagram.

HEF40192BP(N): 16-lead DIL; plastic  
(SOT38-1)

HEF40192BD(F): 16-lead DIL; ceramic (cerdip)  
(SOT74)

HEF40192BT(D): 16-lead SO; plastic  
(SOT109-1)

( ): Package Designator North America

### FAMILY DATA, $I_{DD}$ LIMITS category MSI

See Family Specifications

### PINNING

$\bar{PL}$	parallel load input (active LOW)
$P_0$ to $P_3$	parallel data inputs
$CP_U$	count-up clock pulse input (LOW to HIGH, edge-triggered)
$CP_D$	count-down clock pulse input (LOW to HIGH, edge-triggered)
MR	master reset input (asynchronous)
$\bar{TC}_U$	buffered terminal count-up (carry) output (active LOW)
$\bar{TC}_D$	buffered terminal count-down (borrow) output (active LOW)
$O_0$ to $O_3$	buffered counter outputs

## 4-bit up/down decade counter

HEF40192B

MSI




Fig.3 Logic diagram (continued on next page).

## 4-bit up/down decade counter

HEF40192B

MSI




Fig.4 Logic diagram (continued from Fig.3).

## 4-bit up/down decade counter

HEF40192B  
MSI

## FUNCTION TABLE

MR	$\overline{PL}$	$CP_U$	$CP_D$	MODE
H	X	X	X	reset (asyn.)
L	L	X	X	parallel load
L	H		H	count-up
L	H	H		count-down

## Notes

1. H = HIGH state (the more positive voltage)  
L = LOW state (the less positive voltage)  
X = state is immaterial  
 = positive-going transition

Logic equations for terminal count:

$$\overline{TC}_D = \overline{O}_0 \cdot \overline{O}_1 \cdot \overline{O}_2 \cdot \overline{O}_3 \cdot \overline{CP}_D$$

$$\overline{TC}_U = O_0 \cdot O_3 \cdot \overline{CP}_U$$




Fig.5 State diagram.

## AC CHARACTERISTICS

 $V_{SS} = 0$  V;  $T_{amb} = 25$  °C; input transition times  $\leq 20$  ns

	$V_{DD}$ V	TYPICAL FORMULA FOR P ( $\mu$ W)	
Dynamic power dissipation per package (P)	5 10 15	$550 f_i + \sum(f_o C_L) \times V_{DD}^2$ $2400 f_i + \sum(f_o C_L) \times V_{DD}^2$ $6500 f_i + \sum(f_o C_L) \times V_{DD}^2$	where $f_i$ = input freq. (MHz) $f_o$ = output freq. (MHz) $C_L$ = load capacitance (pF) $\sum(f_o C_L)$ = sum of outputs $V_{DD}$ = supply voltage (V)

## 4-bit up/down decade counter

HEF40192B  
MSI

## AC CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25^\circ\text{C}$ ;  $C_L = 50 \text{ pF}$ ; input transition times  $\leq 20 \text{ ns}$ 

	$V_{DD}$ V	SYMBOL	MIN.	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA
Propagation delays	CP <sub>U</sub> → O <sub>n</sub> HIGH to LOW	t <sub>PHL</sub>	210	415	ns	183 ns + (0,55 ns/pF) C <sub>L</sub>
			85	165	ns	74 ns + (0,23 ns/pF) C <sub>L</sub>
			60	120	ns	52 ns + (0,16 ns/pF) C <sub>L</sub>
	LOW to HIGH	t <sub>PLH</sub>	170	340	ns	143 ns + (0,55 ns/pF) C <sub>L</sub>
			70	140	ns	59 ns + (0,23 ns/pF) C <sub>L</sub>
			50	100	ns	42 ns + (0,16 ns/pF) C <sub>L</sub>
	CP <sub>D</sub> → O <sub>n</sub> HIGH to LOW	t <sub>PHL</sub>	210	420	ns	183 ns + (0,55 ns/pF) C <sub>L</sub>
			85	170	ns	74 ns + (0,23 ns/pF) C <sub>L</sub>
			65	125	ns	57 ns + (0,16 ns/pF) C <sub>L</sub>
	LOW to HIGH	t <sub>PLH</sub>	170	340	ns	143 ns + (0,55 ns/pF) C <sub>L</sub>
			70	140	ns	59 ns + (0,23 ns/pF) C <sub>L</sub>
			50	100	ns	42 ns + (0,16 ns/pF) C <sub>L</sub>
CP <sub>U</sub> → $\overline{TC}_U$	HIGH to LOW	t <sub>PHL</sub>	125	250	ns	98 ns + (0,55 ns/pF) C <sub>L</sub>
			50	100	ns	39 ns + (0,23 ns/pF) C <sub>L</sub>
			35	70	ns	27 ns + (0,16 ns/pF) C <sub>L</sub>
	LOW to HIGH	t <sub>PLH</sub>	95	185	ns	68 ns + (0,55 ns/pF) C <sub>L</sub>
			40	80	ns	29 ns + (0,23 ns/pF) C <sub>L</sub>
			30	60	ns	22 ns + (0,16 ns/pF) C <sub>L</sub>
	CP <sub>D</sub> → $\overline{TC}_D$ HIGH to LOW	t <sub>PHL</sub>	140	280	ns	113 ns + (0,55 ns/pF) C <sub>L</sub>
			55	110	ns	44 ns + (0,23 ns/pF) C <sub>L</sub>
			40	80	ns	32 ns + (0,16 ns/pF) C <sub>L</sub>
	LOW to HIGH	t <sub>PLH</sub>	100	195	ns	73 ns + (0,55 ns/pF) C <sub>L</sub>
			40	85	ns	29 ns + (0,23 ns/pF) C <sub>L</sub>
			30	65	ns	22 ns + (0,16 ns/pF) C <sub>L</sub>
MR → O <sub>n</sub>	HIGH to LOW	t <sub>PHL</sub>	195	390	ns	168 ns + (0,55 ns/pF) C <sub>L</sub>
			80	160	ns	69 ns + (0,23 ns/pF) C <sub>L</sub>
			60	120	ns	52 ns + (0,16 ns/pF) C <sub>L</sub>
	LOW to HIGH	t <sub>PLH</sub>	145	285	ns	118 ns + (0,55 ns/pF) C <sub>L</sub>
			60	115	ns	49 ns + (0,23 ns/pF) C <sub>L</sub>
			45	90	ns	37 ns + (0,16 ns/pF) C <sub>L</sub>
	MR → $\overline{TC}_D$ HIGH to LOW	t <sub>PHL</sub>	365	730	ns	338 ns + (0,55 ns/pF) C <sub>L</sub>
			130	265	ns	119 ns + (0,23 ns/pF) C <sub>L</sub>
			100	205	ns	92 ns + (0,16 ns/pF) C <sub>L</sub>
$\overline{PL} \rightarrow O_n$	HIGH to LOW	t <sub>PHL</sub>	185	360	ns	158 ns + (0,55 ns/pF) C <sub>L</sub>
			75	150	ns	64 ns + (0,23 ns/pF) C <sub>L</sub>
			55	110	ns	47 ns + (0,16 ns/pF) C <sub>L</sub>

## 4-bit up/down decade counter

HEF40192B  
MSI

	$V_{DD}$ V	SYMBOL	MIN.	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA
LOW to HIGH	5	$t_{PLH}$	145	290	ns	118 ns + (0,55 ns/pF) $C_L$
	10					49 ns + (0,23 ns/pF) $C_L$
	15					37 ns + (0,16 ns/pF) $C_L$

## AC CHARACTERISTICS

 $V_{SS} = 0$  V;  $T_{amb} = 25$  °C;  $C_L = 50$  pF; input transition times  $\leq 20$  ns

	$V_{DD}$ V	SYMBOL	MIN.	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA	
Output transition times HIGH to LOW	5	$t_{THL}$	60	120	ns	10 ns + (1,0 ns/pF) $C_L$	
	10					9 ns + (0,42 ns/pF) $C_L$	
	15					6 ns + (0,28 ns/pF) $C_L$	
	LOW to HIGH	$t_{TLH}$	60	120	ns	10 ns + (1,0 ns/pF) $C_L$	
						9 ns + (0,42 ns/pF) $C_L$	
						6 ns + (0,28 ns/pF) $C_L$	
Set-up time $P_n \rightarrow \overline{PL}$	5	$t_{SU}$	160	80	ns	see also waveforms Fig.6	
	10						
	15						
Hold time $P_n \rightarrow \overline{PL}$	5	$t_{hold}$	10	-70	ns		
	10						
	15						
Minimum CP <sub>U</sub> or CP <sub>D</sub> pulse width; LOW	5	$t_{WCPL}$	150	75	ns		
	10						
	15						
Minimum MR pulse width; HIGH	5	$t_{WMRH}$	180	90	ns		
	10						
	15						
Minimum $\overline{PL}$ pulse width; LOW	5	$t_{WPLL}$	120	60	ns		
	10						
	15						
Recovery time for MR	5	$t_{RMR}$	125	65	ns		
	10						
	15						
Recovery time for $\overline{PL}$	5	$t_{RPL}$	90	45	ns		
	10						
	15						
Maximum clock pulse frequency	5	$f_{max}$	2,5	5	MHz		
	10						
	15						

## 4-bit up/down decade counter


HEF40192B  
MSI

Fig.6 Waveforms showing recovery times for  $\overline{PL}$  and MR, minimum pulse widths for  $CP_U$ ,  $CP_D$ ,  $\overline{PL}$  and MR, and set-up and hold times for P to  $\overline{PL}$ . Set-up times and hold times are shown as positive values but may be specified as negative values.

## 4-bit up/down decade counter


HEF40192B  
MSI

Fig.7 Timing diagram.

## APPLICATION INFORMATION

Some examples of applications for the HEF40192B are:

- Up/down difference counting
- Multistage ripple counting
- Multistage synchronous counting.




Fig.8 Example of cascaded HEF40192B ICs.