



\*\*\*\*\*

C-MOS 8-BIT MICROPROCESSOR  
-TOP VIEW-



(VDD = +5V)

| PIN NO. | I/O | SIGNAL    | PIN NO. | I/O | SIGNAL     |
|---------|-----|-----------|---------|-----|------------|
| 1       | —   | GND       | 33      | —   | GND        |
| 2       | I   | XTAL      | 34      | I/O | D0         |
| 3       | I   | EXTAL     | 35      | I/O | D1         |
| 4       | I   | WAIT      | 36      | I/O | D2         |
| 5       | O   | BUSACK    | 37      | I/O | D3         |
| 6       | I   | BUSREQ    | 38      | I/O | D4         |
| 7       | I   | RESET     | 39      | I/O | D5         |
| 8       | I   | NMI       | 40      | I/O | D6         |
| 9       | I   | INT0      | 41      | I/O | D7         |
| 10      | I   | INT1      | 42      | O   | RTS0       |
| 11      | I   | INT2      | 43      | I   | CTS0       |
| 12      | O   | ST        | 44      | I   | DCD0       |
| 13      | O   | A0        | 45      | O   | TXA0       |
| 14      | O   | A1        | 46      | I   | RXA0       |
| 15      | O   | A2        | 47      | I/O | CKA0/DREQ0 |
| 16      | O   | A3        | 48      | O   | TXA1       |
| 17      | O   | A4        | 49      | I   | RXA1       |
| 18      | O   | A5        | 50      | I/O | CKA1/TEND0 |
| 19      | O   | A6        | 51      | O   | TXS        |
| 20      | O   | A7        | 52      | I   | RXS/CTS1   |
| 21      | O   | A8        | 53      | I/O | CKS        |
| 22      | O   | A9        | 54      | I   | DREQ1      |
| 23      | O   | A10       | 55      | O   | TEND1      |
| 24      | O   | A11       | 56      | O   | HALT       |
| 25      | O   | A12       | 57      | O   | REF        |
| 26      | O   | A13       | 58      | O   | IOE        |
| 27      | O   | A14       | 59      | O   | ME         |
| 28      | O   | A15       | 60      | O   | E          |
| 29      | O   | A16       | 61      | O   | LIR        |
| 30      | O   | A17       | 62      | O   | WR         |
| 31      | O   | A18/T OUT | 63      | O   | RD         |
| 32      | —   | VDD (+5V) | 64      | O   | Ø          |

**INPUT**

|                 |                                                         |
|-----------------|---------------------------------------------------------|
| <u>BUSREQ</u>   | ; BUS REQUEST                                           |
| <u>CTS0, 1</u>  | ; CLEAR TO SEND FOR ASYNCHRONOUS SCI CHANNEL 0, 1       |
| <u>DCD0</u>     | ; DATA CARRIER DETECT FOR ASYNCHRONOUS SCI CHANNEL 0, 1 |
| <u>DREQ0, 1</u> | ; DMA REQUEST FOR CHANNEL 0, 1                          |
| <u>EXTAL</u>    | ; EXTERNAL CLOCK                                        |
| <u>INT0-2</u>   | ; INTERRUPT                                             |
| <u>NMI</u>      | ; NON-MASKABLE INTERRUPT                                |
| <u>RXA0, 1</u>  | ; RECEIVE DATA FOR ASYNCHRONOUS SCI CHANNEL 0, 1        |
| <u>RXS</u>      | ; RECEIVE DATA FOR SERIAL I/O PORT                      |
| <u>XTAL</u>     | ; CLOCK                                                 |

**OUTPUT**

|                 |                                                     |
|-----------------|-----------------------------------------------------|
| <u>AO-A18</u>   | ; ADDRESS BUS                                       |
| <u>BUSACK</u>   | ; BUS ACKNOWLEDGE                                   |
| <u>E</u>        | ; ENABLE                                            |
| <u>IOE</u>      | ; I/O ENABLE                                        |
| <u>LIR</u>      | ; LOAD INSTRUCTION REGISTER                         |
| <u>ME</u>       | ; MEMORY ENABLE                                     |
| <u>RD</u>       | ; READ                                              |
| <u>REF</u>      | ; REFRESH                                           |
| <u>RTS0</u>     | ; REQUEST TO SEND FOR ASYNCHRONOUS SCI CHANNEL 0, 1 |
| <u>ST</u>       | ; STATUS                                            |
| <u>TEND0, 1</u> | ; TRANSFER END FOR CHANNEL 0, 1                     |
| <u>TXA0, 1</u>  | ; TRANSFER DATA FOR ASYNCHRONOUS SCI CHANNEL 0, 1   |
| <u>TXS</u>      | ; TRANSFER DATA FOR SERIAL I/O PORT                 |
| <u>WR</u>       | ; WRITE                                             |
| <u>Ø</u>        | ; SYSTEM CLOCK                                      |

**INPUT/OUTPUT**

|                |                                          |
|----------------|------------------------------------------|
| <u>CKA0, 1</u> | ; CLOCK FOR ASYNCHRONOUS SCI CHANNEL 0,1 |
| <u>CKS</u>     | ; CLOCK FOR SERIAL I/O PORT              |

