


C-MOS 8-BIT MICROPROCESSOR

—TOP VIEW—



PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL
1	I	WAIT	17	O	IOE	33	O	A13	49	I/O	D7	65	O	TXDA
2	I	NMI	18	O	A0	34	O	A14	50	I/O	SYNC	66	I	DREQ0
3	I	INT0	19	O	A1	35	—	GND	51	O	RTSM	67	I	DREQ1
4	I	INT1	20	O	A2	36	O	A15	52	I	DCDM	68	O	TEND0
5	I	INT2	21	O	A3	37	O	A16	53	I	CTSM	69	O	TEND1
6	I	RESET	22	O	A4	38	O	A17	54	I	RXDM	70	O	0
7	I	BUSREQ	23	O	A5	39	O	A18	55	I/O	RXCM	71	—	VDD
8	—	VDD	24	—	GND	40	O	A19	56	I/O	TXCM	72	I	XTAL
9	O	BUSACK	25	O	A6	41	—	VDD	57	O	TXDM	73	I	EXTAL
10	O	ST	26	O	A7	42	I/O	D0	58	O	RTSA	74	—	GND
11	O	LIR	27	O	A8	43	I/O	D1	59	I	DCDA	75	I	TIN0
12	O	REF	28	O	A9	44	I/O	D2	60	—	GND	76	I	TIN1
13	O	HALT	29	—	GND	45	I/O	D3	61	I	CTSA	77	O	TOUT0
14	O	RD	30	O	A10	46	I/O	D4	62	I	RXDA	78	O	TOUT1
15	O	WR	31	O	A11	47	I/O	D5	63	I/O	RXCA	79	O	CS0
16	O	ME	32	O	A12	48	I/O	D6	64	I/O	TXCA	80	O	CS1

42	D0	A0	18
43	D1	A1	19
44	D2	A2	20
45	D3	A3	21
46	D4	A4	22
47	D5	A5	23
48	D6	A6	25
49	D7	A7	26
		A8	27
		A9	28
		A10	30
		A11	31
		A12	32
		A13	33
		A14	34
		A15	36
		A16	37
2	NMI	A17	38
3	INT0	A18	39
4	INT1	A19	40
5	INT2		
		RD	14
6	RESET	WR	15
1	WAIT	ME	16
		IOE	17
7	BUSREQ	BUSACK	9
		HALT	13
79	CS0	LIR	11
80	CS1	ST	10
		REF	12
75	TIN0	TOUT0	77
76	TIN1	TOUT1	78
66	DREQ0	TEND0	68
67	DREQ1	TEND1	69
54	RXDM	TXDM	57
55	RXCM	TXCM	56
53	CTSM	RTSM	51
52	DCDM	SYNC	50
63	RXCA	TXCA	64
62	RXDA	TXDA	65
59	DCDA		
61	CTSA	RTSA	58
72	XTAL		
73	EXTAL	0	70

INPUT

BUSREQ ; BUS REQUEST
CTSA ; CLEAR TO SEND FOR ASCI/CSIO
CTSM ; CLEAR TO SEND FOR MSCI
DCDA ; DATA CARRIER DETECT FOR ASCI/CSIO
DCDM ; DATA CARRIER DETECT FOR MSCI
DREQ0, 1 ; DMA REQUEST FOR CHANNEL
EXTAL ; EXTERNAL CLOCK INPUT/CRYSTAL CONNECTION
INT0, 1, 2 ; INTERRUPT 0, 1, 2
NMI ; NON-MASKABLE INTERRUPT
RESET ; RESET
RXDA ; RECEIVE DATA FOR ASCI/CSIO
RXDM ; RECEIVE DATA FOR MSCI
TIN0, 1 ; TIMER INPUT FOR CHANNEL 0, 1
WAIT ; WAIT
XTAL ; CRYSTAL CONNECTION

OUTPUT

A0 - A19 ; ADDRESS BUS
BUSACK ; BUS ACKNOWLEDGE
CS0, 1 ; CHIP SELECT 0, 1
HALT ; HALT
IOE ; I/O ENABLE
LIR ; LOAD INSTRUCTION REGISTER
ME ; MEMORY ENABLE
RD ; READ
REF ; REFRESH
RTSA ; REQUEST TO SEND FOR ASCI/CSIO
RTSM ; REQUEST TO SEND FOR MSCI
ST ; STATUS
TEND0, 1 ; TRANSFER END FOR CHANNEL 0, 1
TOUT0, 1 ; TIMER OUTPUT FOR CHANNEL 0, 1
TXDA ; TRANSMIT DATA FOR ASCI/CSIO
TXDM ; TRANSMIT DATA FOR MSCI
WR ; WRITE
0 ; SYSTEM CLOCK

INPUT/OUTPUT

D0 - D7 ; DATA BUS
RXCA ; RECEIVE CLOCK FOR ASCI/CSIO
RXCM ; RECEIVE CLOCK FOR MSCI
SYNC ; SYNCHRONIZATION FOR MSCI
TXCA ; TRANSMIT CLOCK FOR ASCI/CSIO
TXCM ; TRANSMIT CLOCK FOR MSCI

