


-TOP VIEW-



PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL
1	—	V _{DD}	22	O	$\overline{\text{LIR}}$	43	—	V _{DD}	64	I/O	$\overline{\text{SYNC}}$
2	I	XTAL	23	O	$\overline{\text{REF}}$	44	O	A11	65	O	RTSM
3	I	EXTAL	24	O	$\overline{\text{HALT}}$	45	O	A12	66	I	DCDM
4	—	GND	25	O	$\overline{\text{RD}}$	46	O	A13	67	I	CTSM
5	I	TIN0	26	O	$\overline{\text{WR}}$	47	O	A14	68	I	RXDM
6	I	TIN1	27	O	ME	48	—	GND	69	I/O	RXCM
7	O	TOUT0	28	O	$\overline{\text{IOE}}$	49	O	A15	70	I/O	TXCM
8	O	TOUT1	29	—	V _{DD}	50	O	A16	71	O	TXDM
9	O	$\overline{\text{CS0}}$	30	O	A0	51	O	A17	72	O	$\overline{\text{RTSA}}$
10	O	$\overline{\text{CS1}}$	31	O	A1	52	O	A18	73	I	$\overline{\text{DCDA}}$
11	O	$\overline{\text{CS2}}$	32	O	A2	53	O	A19	74	—	GND
12	I	$\overline{\text{WAIT}}$	33	O	A3	54	—	V _{DD}	75	I	$\overline{\text{CTSA}}$
13	I	MNI	34	O	A4	55	I/O	D0	76	I	RXDA
14	I	$\overline{\text{INT0}}$	35	O	A5	56	I/O	D1	77	I/O	RXCA
15	I	$\overline{\text{INT1}}$	36	—	GND	57	I/O	D2	78	I/O	TXCA
16	I	$\overline{\text{INT2}}$	37	O	A6	58	I/O	D3	79	O	TXDA
17	I	$\overline{\text{RESET}}$	38	O	A7	59	I/O	D4	80	I	$\overline{\text{DREQ0}}$
18	I	$\overline{\text{BUSREQ}}$	39	O	A8	60	I/O	D5	81	I	$\overline{\text{DREQ1}}$
19	—	V _{DD}	40	O	A9	61	I/O	D6	82	O	$\overline{\text{TEND0}}$
20	O	$\overline{\text{BUSACK}}$	41	—	GND	62	I/O	D7	83	O	$\overline{\text{TEND1}}$
21	O	ST	42	O	A10	63	—	GND	84	O	∅

55	D0	A0	30
56	D1	A1	31
57	D2	A2	32
58	D3	A3	33
59	D4	A4	34
60	D5	A5	35
61	D6	A6	37
62	D7	A7	38
		A8	39
		A9	40
		A10	42
		A11	44
		A12	45
		A13	46
		A14	47
		A15	49
13	NMI	A16	50
14	INT0	A17	51
15	INT1	A18	52
16	INT2	A19	53
		RD	25
17	RESET	WR	26
12	WAIT	ME	27
		IOE	28
18	BUSREQ	BUSACK	20
		HALT	24
9	CS0	LIR	22
10	CS1	ST	21
11	CS2	REF	23
		TOUT0	7
5	TIN0	TOUT1	8
6	TIN1		
80	DREQ0	TEND0	82
81	DREQ1	TEND1	83
68	RXDM	TXDM	71
69	RXCM	TXCM	70
67	CTSM	RTSM	65
66	DCDM	SYNC	64
77	RXCA	TXCA	78
76	RXDA	TXDA	79
73	DCDA		
75	CTSA	RTSA	72
2	XTAL		
3	EXTAL	Ø	84

INPUT

BUSREQ	; BUS REQUEST
CTSA	; CLEAR TO SEND FOR ASCI/CSIO
CTSM	; CLEAR TO SEND FOR MSCI
DCDA	; DATA CARRIER DETECT FOR ASCI/CSIO
DCDM	; DATA CARRIER DETECT FOR MSCI
DREQ0, 1	; DMA REQUEST FOR CHANNEL
EXTAL	; EXTERNAL CLOCK INPUT/CRYSTAL CONNECTION
INT0, 1, 2	; INTERRUPT 0, 1, 2
NMI	; NON-MASKABLE INTERRUPT
RESET	; RESET
RXDA	; RECEIVE DATA FOR ASCI/CSIO
RXDM	; RECEIVE DATA FOR MSCI
TIN0, 1	; TIMER INPUT FOR CHANNEL 0, 1
WAIT	; WAIT
XTAL	; CRYSTAL CONNECTION

OUTPUT

A0 – A19	; ADDRESS BUS
BUSACK	; BUS ACKNOWLEDGE
CS0, 1, 2	; CHIP SELECT 0, 1, 2
HALT	; HALT
IOE	; I/O ENABLE
LIR	; LOAD INSTRUCTION REGISTER
ME	; MEMORY ENABLE
RD	; READ
REF	; REFRESH
RTSA	; REQUEST TO SEND FOR ASCI/CSIO
RTSM	; REQUEST TO SEND FOR MSCI
ST	; STATUS
TEND0, 1	; TRANSFER END FOR CHANNEL 0, 1
TOUT0, 1	; TIMER OUTPUT FOR CHANNEL 0, 1
TXDA	; TRANSMIT DATA FOR ASCI/CSIO
TXDM	; TRANSMIT DATA FOR MSCI
WR	; WRITE
Ø	; SYSTEM CLOCK

INPUT/OUTPUT

D0 – D7	; DATA BUS
RXCA	; RECEIVE CLOCK FOR ASCI/CSIO
RXCM	; RECEIVE CLOCK FOR MSCI
SYNC	; SYNCHRONIZATION FOR MSCI
TXCA	; TRANSMIT CLOCK FOR ASCI/CSIO
TXCM	; TRANSMIT CLOCK FOR MSCI

