MC68HC05C9A MC68HC05C9A MC68HSC05C9A

General Release Specification

July 1, 1996

CSIC MCU Design Center Austin, Texas



General Release Specification

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.

© Motorola, Inc., 1996 MC68HC05C9A — Rev. 3.0

2 MOTOROLA

List of Sections

Section 1. General Description	17
Section 2. Memory	27
Section 3. Central Processing Unit	33
Section 4. Interrupts	37
Section 5. Resets	43
Section 6. Low-Power Modes	51
Section 7. Input/Output Ports	53
Section 8. Capture/Compare Timer	57
Section 9. Serial Communications Interface (SCI)	69
Section 10. Serial Peripheral Interface	89
Section 11. Instruction Set	101
Section 12. Electrical Specifications	119
Section 13. Mechanical Specifications	135
Section 14. Ordering Information	139
Appendix A. MC68HCL05C9A	141
Appendix B. MC68HSC05C9A	145
Appendix C. Self-Check Mode	153
Appendix D. M68HC05Cx Family Feature Comparisons	157

MC68HC05C9A — Rev. 3.0

List of Sections

		Section 1. General Description	
1.	.1	Contents	17
1.	.2	Introduction	17
1.	.3	Features	18
1.	.4	Mask Options	18
1.	.5	Software-Programmable Options	20
1.	.6	Functional Pin Descriptions	21
1.	.6.1	V _{DD} and V _{SS}	24
1.	.6.2	IRQ	
1.	.6.3	OSC1 andOSC2	25
1.	.6.4	RESET	25
1.	.6.5	TCAP	25
1.	.6.6	TCMP	25
1.	.6.7	PA0-PA7	25
1.	.6.8	PB0–PB7	25
1.	.6.9	PC0-PC7	26
1.	.6.10	PD0-PD5 and PD7	26
		Section 2. Memory	
2.	.1	Contents	27
2.	.2	Introduction	27
2.	.3	RAM	27
2.	.4	ROM	29
2.	.5	ROM Security	29
2.	.6	I/O Registers	29
		Section 3. Central Processing Unit	
3.	.1	Contents	
3.	.2	Introduction	
3.	.3	CPU Registers	34
MOCOLIOOFOOA D. O.O.		One and Balance Occ	_:C:
MC68HC05C9A — Rev. 3.0		General Release Spe	cincation

3.3.1	Accumulator (A)
3.3.2	! Index Register (X)
3.3.3	Program Counter (PC)35
3.3.4	Stack Pointer (SP)35
3.3.5	Condition Code Register (CCR)
	Section 4. Interrupts
4.1	Contents
4.2	Introduction
4.3	Non-Maskable Software Interrupt (SWI)39
4.4	External Interrupt (IRQ or Port B)
4.5	Timer Interrupt
4.6	SCI Interrupt
4.7	SPI Interrupt
	Section 5. Resets
5.1	Contents
5.2	Introduction44
5.3	Power-On Reset (POR)
5.4	RESET Pin
5.5	Computer Operating Properly (COP) Reset
5.5.1	COP Reset Register
5.5.2	COP Control Register
5.6	COP During Wait Mode
5.7	COP During Stop Mode
5.8	Clock Monitor Reset
	Section 6. Low-Power Modes
6.1	Contents
6.2	Introduction51
6.3	Stop Mode
6.4	Wait Mode
	Section 7. Input/Output Ports
7.1	Contents
7.2	Introduction
General Release Specification	MC68HC05C9A — Rev. 3.0

7.3	Port A	.53
7.4	Port B	.54
7.5	Port C	.55
7.6	Port D	.55
	Section 8. Capture/Compare Timer	
8.1	Content	.57
8.2	Introduction	.57
8.3	Timer Operation	.58
8.3.1	Input Capture	.59
8.3.2	Output Compare	.59
8.4	Timer I/O Registers	.60
8.4.1	Timer Control Register (TCR)	.60
8.4.2	Timer Status Register (TSR)	.62
8.4.3	Timer Registers (TRH and TRL)	.63
8.4.4	Alternate Timer Registers (ATRH and ATRL)	.64
8.4.5	Input Capture Registers (ICRH and ICRL)	.65
8.4.6	Output Compare Registers (OCRH and OCRL)	.66
8.5	Timer During Wait Mode	.67
8.6	Timer During Stop Mode	.67
S	Section 9. Serial Communications Interface (SCI)	
9.1	Content	.69
9.2	Introduction	.70
9.3	Features	.70
9.4	SCI Receiver Features	.72
9.5	SCI Transmitter Features	.72
9.6	Functional Description	.72
9.7	Data Format	.74
9.8	Receiver Wakeup Operation	.75
9.9	Idle Line Wakeup	.76
9.10	Address Mark Wakeup	.76
9.11	Receive Data In (RDI)	.76
9.12	Start Bit Detection	.78
9.13	Transmit Data Out (TDO)	.80

	CI I/O Registers	.80
9.14.1	SCI Data Register (SCDR)	.80
9.14.2	SCI Control Register 1 (SCCR1)	.80
9.14.3	SCI Control Register 2 (SCCR2)	.82
9.14.4	SCI Status Register (SCSR)	
9.14.5	Baud Rate Register (BAUD)	
	Section 10. Serial Peripheral Interface	
10.1 C	ontent	.89
	ntroduction	
	eatures	
	PI Signal Description	
10.4.1	Master In Slave Out (MISO)	
10.4.2	Master Out Slave In (MOSI)	
10.4.3	Serial Clock (SCK)	
10.4.4	Slave Select (SS)	
10.5 F	unctional Description	
	PI Registers	
10.6.1	Serial Peripheral Control Register (SPCR)	
10.6.2	Serial Peripheral Status Register (SPSR)	
10.0.2	Ochari Chphicial Otatus Register (Or Ort)	
10.6.3	Serial Peripheral Data I/O Register (SPDR)	
	Serial Peripheral Data I/O Register (SPDR)	
10.6.3		.99
10.6.3 11.1 C	Serial Peripheral Data I/O Register (SPDR)	.99 101
10.6.3 11.1 C 11.2 In	Serial Peripheral Data I/O Register (SPDR)	.99 101 102
10.6.3 11.1 C 11.2 In 11.3 A	Serial Peripheral Data I/O Register (SPDR) Section 11. Instruction Set ontents otroduction.	.99 101 102 102
10.6.3 11.1 C 11.2 In 11.3 A	Serial Peripheral Data I/O Register (SPDR) Section 11. Instruction Set ontents otroduction. ddressing Modes	.99 101 102 102 103
10.6.3 11.1 C 11.2 In 11.3 A 11.3.1	Serial Peripheral Data I/O Register (SPDR) Section 11. Instruction Set ontents atroduction ddressing Modes Inherent	.99 101 102 103 103
10.6.3 11.1 C 11.2 In 11.3 A 11.3.1 11.3.2	Section 11. Instruction Set ontents otroduction ddressing Modes Inherent Immediate	.99 101 102 103 103 103
10.6.3 11.1 C 11.2 In 11.3 A 11.3.1 11.3.2 11.3.3	Serial Peripheral Data I/O Register (SPDR) Section 11. Instruction Set ontents otroduction ddressing Modes Inherent Immediate Direct	.99 101 102 103 103 103 103
10.6.3 11.1 C 11.2 In 11.3 A 11.3.1 11.3.2 11.3.3 11.3.4	Section 11. Instruction Set ontents otroduction ddressing Modes Inherent Immediate Direct Extended	.99 101 102 103 103 103 104
10.6.3 11.1 C 11.2 In 11.3 A 11.3.1 11.3.2 11.3.3 11.3.4 11.3.5	Section 11. Instruction Set ontents otroduction ddressing Modes Inherent Immediate Direct Extended Indexed, No Offset	.99 101 102 103 103 103 104 104
10.6.3 11.1 C 11.2 In 11.3 A 11.3.1 11.3.2 11.3.3 11.3.4 11.3.5 11.3.6	Section 11. Instruction Set ontents otroduction ddressing Modes Inherent Immediate Direct Extended Indexed, No Offset Indexed, 8-Bit Offset	.99 101 102 103 103 103 104 104 104
10.6.3 11.1 C 11.2 In 11.3 A 11.3.1 11.3.2 11.3.3 11.3.5 11.3.6 11.3.7 11.3.8	Section 11. Instruction Set ontents otroduction ddressing Modes Inherent Immediate Direct Extended Indexed, No Offset Indexed, 8-Bit Offset. Indexed, 16-Bit Offset.	.99 101 102 103 103 103 104 104 104
10.6.3 11.1 C 11.2 In 11.3 A 11.3.1 11.3.2 11.3.3 11.3.5 11.3.6 11.3.7 11.3.8	Section 11. Instruction Set ontents otroduction ddressing Modes Inherent Immediate Direct Extended Indexed, No Offset Indexed, 8-Bit Offset Indexed, 16-Bit Offset. Relative	.99 101 102 102 103 103 104 104 105 105
10.6.3 11.1 C 11.2 In 11.3 A 11.3.1 11.3.2 11.3.3 11.3.4 11.3.5 11.3.6 11.3.7 11.3.8 11.4 In	Section 11. Instruction Set ontents otroduction ddressing Modes Inherent Immediate Direct Extended Indexed, No Offset Indexed, 8-Bit Offset Indexed, 16-Bit Offset Relative estruction Types	.99 101 102 103 103 103 104 104 105 105

11.4.3	3 Jump/Branch Instructions
11.4.4	Bit Manipulation Instructions
11.4.5	5 Control Instructions
11.5	Instruction Set Summary112
	Section 12. Electrical Specifications
12.1	Contents
12.2	Maximum Ratings120
12.3	Operating Temperature121
12.4	Thermal Characteristics
12.5	Power Considerations
12.6	DC Electrical Characteristics
12.7	Control Timing
12.8	Serial Peripheral Interface Timing131
	Section 13. Mechanical Specifications
13.1	Contents
13.2	Introduction
13.3	40-Pin Plastic Dual In-Line (DIP) Package (Case 711-03)136
13.4	42-Pin Plastic Shrink Dual In-Line (SDIP)
	Package (Case 858-01)136
13.5	44-Lead Plastic Leaded Chip Carrier (PLCC) (Case 777-02).137
13.6	44-Lead Quad Flat Pack (QFP) (Case 824A-01)
	Section 14. Ordering Information
14.1	Contents
14.2	Introduction
14.3	MC Order Numbers140
	Appendix A. MC68HCL05C9A
A.1	Contents
A.2	Introduction141
A.3	DC Electrical Characteristics

	Appendix B. MC68HSC05C9A
B. 1	Contents
B. 2	Introduction
B.3	DC Electrical Characteristics
B. 4	Control Timing
	Appendix C. Self-Check Mode
C.1	Contents
C.2	Introduction
C.3	Self-Check Mode
C.3.1	Self-Check Tests154
C.3.2	Self-Check Results
	Appendix D. M68HC05Cx Family Feature Comparisons
D.1	Contents157
D 2	Introduction 157

List of Figures

Figure	Title	Page
1-1	Block Diagram	19
1-2	Option Register	20
1-3	40-Pin PDIP Pin Assignments	21
1-4	42-Pin SDIP Pin Assignments	22
1-5	44-Lead PLCC Pin Assignments	23
1-6	44-Pin QFP Pin Assignments	24
2-1	Memory Map	28
2-2	I/O Register Summary	30
2-3	I/O Register Map	31
2-4	I/O Register Map	32
3-1	Programming Model	34
3-2	Interrupt Stacking Order	34
4-1	Interrupt Flowchart	41
5-1	Reset Sources	44
5-2	Power-On Reset and RESET	45
5-3	COP Block Diagram	46
5-4	COP Reset Register (COPRST)	47
5-5	COP Control Register (COPCR)	48
6-1	Stop Recovery Timing Diagram	52
7-1	Port A I/O Circuit	54
7-2	Port B I/O Logic	56

MC68HC05C9A — Rev. 3.0

Figure	Title	Page
8-1	Capture/Compare Timer Block Diagram	58
8-2	Timer Control Register (TCR)	60
8-3	Timer Status Register (TSR)	62
8-4	Timer Registers (TRH and TRL)	63
8-5	Alternate Timer Registers (ATRH and ATRL)	64
8-6	Input Capture Registers (ICRH and ICRL)	65
8-7	Output Compare Registers (OCRH and OCRL)	66
9-1	Serial Communications Interface Block Diagram	71
9-2	Rate Generator Division	73
9-3	Data Format	74
9-4	SCI Examples of Start Bit Sampling Techniques	77
9-5	SCI Sampling Technique Used on All Bits	77
9-6	SCI Artificial Start Following a Frame Error	79
9-7	SCI Start Bit Following a Break	79
9-8	SCI Data Register (SCDR)	80
9-9	SCI Control Register 1 (SCCR1)	81
9-10	SCI Control Register 2 (SCCR2)	82
9-11	SCI Status Register (SCSR)	84
9-12	Baud Rate Register (BAUD)	86
10-1	Data Clock Timing Diagram	91
10-2	Serial Peripheral Interface Block Diagram	93
10-3	Serial Peripheral Interface Master-Slave Interconnection	on94
10-4	SPI Control Register (SPCR)	95
10-5	SPI Status Register	97
10-6	PI Data Register (SPDR)	99
12-1	Test Load	123
12-2	Maximum Supply Current vs Internal Clock Frequency, V _{DD} = 5.5 V	126
12-3	Maximum Supply Current vs Internal	
12-4	Clock Frequency, $V_{DD} = 3.6 \text{ V} \dots $	
12-4	External Interrupt Timing	
12-6	STOP Recovery Timing Diagram	
12-0	OTOT Necovery Tilling Diagram	129
General Release Specification	MC68HC05C9A —	Rev. 3.0

Figure	Title	Page
12-7	Power-On Reset Timing Diagram	130
12-8	External Reset Timing	130
12-9	SPI Master Timing Diagram	133
12-10	SPI Slave Timing Diagram	134
13-1	40-Pin Plastic DIP Package (Case 711-03)	136
13-2	42-Pin Plastic SDIP Package (Case 858-01)	136
13-3	44-Lead PLCC (Case 777-02)	137
13-4	44-Lead QFP (Case 824A-01)	138
C-1	Self-Check Circuit Schematic	155

List of Figures

List of Tables

Table	Title	Page
4-1	Vector Addresses for Interrupts and Resets	38
5-1	COP Timeout Period	49
9-1 9-2	Baud Rate Generator Clock Prescaling Baud Rate Selection	
10-1	SPI Clock Rate Selection	
11-1	Register/Memory Instructions	
11-2	Read-Modify-Write Instructions	
11-3	Jump and Branch Instructions	
11-4	Bit Manipulation Instructions	
11-5 11-6	Control Instructions	
11-7	Instruction Set Summary Opcode Map	
12-1	DC Electrical Characteristics (V _{DD} = 5.0 Vdc)	124
12-2	DC Electrical Characteristics (V _{DD} = 3.3 Vdc)	125
12-3	Control Timing ($V_{DD} = 5.0 \text{ V} \pm 10\%$)	
12-4	Control Timing (V _{DD} = 3.3 V)	
12-5	Serial Peripheral Interface Timing (V _{DD} = 5.0 Vdc)	
12-6	Serial Peripheral Interface Timing (V _{DD} = 3.3 Vdc)	132
14-1	MC Order Numbers	140
A.1	Low-Power Operating Temperature Range	
A.2	Low-Power Output Voltage (V _{DD} = 1.8-2.4 Vdc)	
A.3	Low-Power Output Voltage (V _{DD} = 2.5-3.6 Vdc)	
A.4	Low-Power Supply Current	143

MC68HC05C9A — Rev. 3.0

List of Tables

Table	Title	Page
B.1	High-Speed Operating Temperature Range	146
B.2	High-Speed Supply Current	147
B.3	High-Speed Control Timing (V _{DD} = 4.5–5.5 Vdc)	148
B.4	High-Speed Control Timing (V _{DD} = 2.4–3.6 Vdc)	149
B.5	High-Speed Control Timing ($V_{DD} = 4.5-5.5 \text{ Vdc}$)	150
B.6	High-Speed SPI Timing ($V_{DD} = 2.4-3.6 \text{ Vdc}$)	151
C.1	Self-Check Circuit LED Codes	156
D.1	M68HC05Cx Feature Comparison	158

Section 1. General Description

1.1 Contents

1.2	Introduction
1.3	Features
1.4	Mask Options
1.5	Software-Programmable Options
1.6	Functional Pin Descriptions
1.6.1	V _{DD} and V _{SS}
1.6.2	ĪRQ24
1.6.3	OSC1 andOSC2
1.6.4	RESET25
1.6.5	TCAP
1.6.6	TCMP
1.6.7	PA0-PA7
1.6.8	PB0–PB7
1.6.9	PC0–PC726
1.6.10	PD0-PD5 and PD7

1.2 Introduction

The MC68HC05C9A HCMOS microcomputer is a member of the M68HC05 Family. The MC68HC05C9A memory map consists of 15,936 bytes of user ROM and 352 bytes of RAM. The MC68HC05C9A includes a serial communications interface, a serial peripheral interface, and a 16-bit capture/compare timer.

MC68HC05C9A — Rev. 3.0

1.3 Features

- HC05 CPU
- Mask Programmable Interrupt Capability on Port B
- Software Programmable External Interrupt Sensitivity
- 15,936 Bytes of ROM
- 352 Bytes of RAM
- Memory Mapped Input/Output (I/O)
- 31 Bidirectional I/O Lines with High Current Sink and Source on PC7
- Asynchronous Serial Communications Interface (SCI)
- Synchronous Serial Peripheral Interface (SPI)
- 16-Bit Capture/Compare Timer
- Computer Operating Properly (COP) Watchdog Timer and Clock Monitor
- Power-Saving Wait and Stop Modes
- On-Chip Crystal Oscillator Connections
- Single 3.0 Volts to 5.5 Volts Power Supply Requirement
- ROM Contents Security Feature
- 40-Pin Dual In-Line (DIP), 44-Pin Plastic Leaded Chip Carrier (PLCC), 44-Pin Quad Flat Pack (QFP), and 42-Pin Plastic Shrink Dual In-Line (SDIP) Packages

1.4 Mask Options

Eight mask options are available to select external interrupt capability (including an internal pullup device) on each of the port B pins.




Figure 1-1. Block Diagram

MC68HC05C9A — Rev. 3.0

1.5 Software-Programmable Options

The option register (OR), shown in **Figure 1-2**, contains the programmable bits for the following options:

- Map two different areas of memory between RAM and ROM, one of 48 bytes and one of 128 bytes
- Edge-triggered only or edge- and level-triggered external interrupt (IRQ pin and any port B pin configured for interrupt)

This register must be written to by user software during operation of the microcontroller.




Figure 1-2. Option Register

RAM0 — Random Access Memory Control Bit 0

This read/write bit selects between RAM or ROM in location \$0020 to \$004F. This bit can be read or written at any time.

1 = RAM selected

0 = ROM selected

RAM1— Random Access Memory Control Bit 1

This read/write bit selects between RAM or ROM in location \$0100 to \$017F. This bit can be read or written at any time.

1 = RAM selected

0 = EPROM selected

IRQ — Interrupt Request

This bit selects between an edge-triggered only or edge- and leveltriggered external interrupt. This bit is set by reset, but can be cleared by software. This bit can be written only once.

1 = Edge and level interrupt option selected

0 = Edge-only interrupt option selected

General Release Specification

MC68HC05C9A — Rev. 3.0

1.6 Functional Pin Descriptions

Figure 1-3, **Figure 1-4**, **Figure 1-5**, and **Figure 1-6** show the pin assignments for the available packages. A functional description of the pins follows.

NOTE: A line over a signal name indicates an active low signal. For example, RESET is active high and RESET is active low.




Figure 1-3. 40-Pin PDIP Pin Assignments

NOTE: If MC68HC705C9A devices are to be used in the same socket, pin 3 should be tied to V_{DD} .

MC68HC05C9A — Rev. 3.0




Figure 1-4. 42-Pin SDIP Pin Assignments

NOTE: If MC68HC705C9A devices are to be used in the same socket, pin 3 should be tied to V_{DD} .

General Release Specification

MC68HC05C9A — Rev. 3.0




Figure 1-5. 44-Lead PLCC Pin Assignments

NOTE: The 44-pin PLCC pin assignment diagram is for compatibility with the MC68HC705C9A. However, if MC68HC705C9A devices are to be used in the same socket, pin 3 should be tied to VDD.

For compatibility with 68HC05C4A/C8A/C12A devices in 44-pin PLCC, tie pins 17 and 18 together, and tie pins 39 and 40 together.

For compatibility with 68HC705C8A 44-pin PLCC device, three sets of pins should be tied together: pins 17 and 18, pins 39 and 40, and pins 3, 4, and 44.




Figure 1-6. 44-Pin QFP Pin Assignments

NOTE: If MC68HC705C9A devices are to be used in the same socket, pin 43 should be tied to $V_{\rm DD}$.

1.6.1 V_{DD} and V_{SS}

Power is supplied to the MCU using these two pins. V_{DD} is the positive supply and V_{SS} is ground.

1.6.2 **IRQ**

This interrupt pin has an option that provides two different choices of interrupt triggering sensitivity. The \overline{IRQ} pin contains an internal Schmitt trigger as part of its input to improve noise immunity. Refer to **Section 4. Interrupts** for more detail.

General Release Specification

MC68HC05C9A — Rev. 3.0

1.6.3 OSC1 and OSC2

These pins provide control input for an on-chip clock oscillator circuit. A crystal or ceramic resonator connected to these pins provides a system clock. The internal frequency is one-half the crystal frequency.

1.6.4 **RESET**

As an input pin, this active low RESET pin is used to reset the MCU to a known startup state by pulling RESET low. As an output pin, the RESET pin indicates that an internal MCU reset has occurred. The RESET pin contains an internal Schmitt trigger as part of its input to improve noise immunity. Refer to Section 5. Resets for more detail.

1.6.5 TCAP

This pin controls the input capture feature for the on-chip programmable timer. The TCAP pin contains an internal Schmitt trigger as part of its input to improve noise immunity. Refer to **Section 8. Capture/Compare Timer** for more detail.

1.6.6 TCMP

The TCMP pin provides an output for the output compare feature of the on-chip programmable timer. Refer to **Section 8. Capture/Compare Timer** for more detail.

1.6.7 PA0-PA7

These eight I/O lines comprise port A. The state of each pin is software programmable and all port A pins are configured as inputs during reset. Refer to **Section 7. Input/Output Ports** for more detail.

1.6.8 PB0-PB7

These eight I/O lines comprise port B. The state of each pin is software programmable and all port B pins are configured as inputs during reset.

MC68HC05C9A — Rev. 3.0

General Description

Port B has mask option register enabled pullup devices and interrupt capability selectable for any pin. Refer to **Section 7. Input/Output Ports** for more detail.

1.6.9 PC0-PC7

These eight I/O lines comprise port C. The state of each pin is software programmable and all port C pins are configured as inputs during reset. PC7 has high current sink and source capability. Refer to **Section 7**. **Input/Output Ports** for more detail.

1.6.10 PD0-PD5 and PD7

These seven I/O lines comprise port D. The state of each pin is software programmable and all port D pins are configured as inputs during reset. Refer to **Section 7. Input/Output Ports** for more detail.

Section 2. Memory

2.1 Contents

2.2	Introduction
2.3	RAM27
2.4	ROM29
2.5	ROM Security
2.6	I/O Registers

2.2 Introduction

The MCU has a 16-Kbyte memory map. The memory map consists of registers (I/O, control and status), user RAM, user ROM, self-check ROM, and reset and interrupt vectors as shown in **Figure 2-1** and **Figure 2-2**.

Two control bits in the option register (\$3FDF) allow the user to switch between RAM and ROM at any time in two special areas of the memory map, \$0020–\$004F (48 bytes) and \$0100-\$017F (128 bytes).

2.3 **RAM**

The main user RAM consists of 176 bytes at \$0050–\$00FF. This RAM area is always present in the memory map and includes a 64-byte stack area. The stack pointer can access 64 bytes of RAM in the range \$00FF down to \$00C0.

MC68HC05C9A — Rev. 3.0




Figure 2-1. Memory Map

NOTE:

Using the stack area for data storage or temporary work locations requires care to prevent it from being overwritten due to stacking from an interrupt or subroutine call.

Two additional RAM areas are available at \$0020–\$004F (48 bytes) and \$0100–\$017F (128 bytes) (see **Figure 2-1** and **Figure 2-2**.) These may be accessed at any time by setting the RAM0 and RAM1 bits, respectively, in the option register.

Refer to **1.5 Software-Programmable Options** for additional information.

2.4 **ROM**

The user ROM consists of 48 bytes of page zero ROM from \$0020 to \$004F, 15,872 bytes of ROM from \$0100 to \$3EFF, and 16 bytes of user vectors from \$3FF0 to \$3FFF.

2.5 ROM Security

A security feature has been incorporated into the MC68HC05C9A to help prevent external access to the contents of the ROM in any mode of operation.

2.6 I/O Registers

Except for the option register, all I/O, control and status registers are located within one 32-byte block in page zero of the address space (\$0000–\$001F). A summary of these registers is shown in Figure 2-2. More detail about the contents of these registers is given in two diagrams, each showing a block of 16 registers. Figure 2-3 shows registers \$0000 to \$000F and Figure 2-4 shows registers \$0010 to \$001F.

Addr	Register Name						
\$0000	Port A Data Register						
\$0001	\$0001 Port B Data Register						
\$0002	\$0002 Port C Data Register						
\$0003 Port D Data Register							
\$0004	Port A Data Direction Register						
\$0005	Port B Data Direction Register						
\$0006	Port C Data Direction Register						
\$0007	Port D Data Direction Register						
\$0008	Unused						
\$0009	Unused						
\$000A	Serial Peripheral Control Register						
\$000B	Serial Peripheral Status Register						
\$000C	Serial Peripheral Data Register						
\$000D	Baud Rate Register						
\$000E	Serial Communications Control Register 1						
\$000F	Serial Communications Control Register 2						
\$0010	Serial Communications Status Register						
\$0011	Serial Communications Data Register						
\$0012	Timer Control Register						
\$0013	Timer Status Register						
\$0014	Input Capture Register High						
\$0015	Input Capture Register Low						
\$0016	Output Compare Register High						
\$0017	Output Compare Register Low						
\$0018	Timer Register High						
\$0019	Timer Register Low						
\$001A	Alternate Timer Register High						
\$001B	Alternate Timer Register Low						
\$001C	Unused						
\$001D	COP Reset Register						
\$001E	COP Control Register						
\$001F	Reserved						

Figure 2-2. I/O Register Summary

ADDR	REGISTER	ACCESS	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
\$0000	PORTA	READ:	- PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
		WRITE:								
\$0001	PORTB	READ:	- PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
		WRITE:								
\$0002	PORTC	READ:	DC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
		WRITE	PC7							
\$0003	DODTD	READ:	DD7		PD5	DD4	DD3	550	PD1	PD0
\$0003	PORTD	WRITE:	PD7			PD4	PD3	PD2		
¢0004	DDDA	READ:	DDDAZ	DDRA6	DDDAF	DDD A 4	DDRA3	DDDAG	DDD A4	DDRA0
\$0004	DDRA	WRITE:	DDRA7		DDRA5	DDRA4		DDRA2	DDRA1	
\$000E	DDDD	READ:		DDRB6	DDDDE	DDRB4	DDRB3	DDRB2	DDRB1	DDRB0
\$0005	DDRB	WRITE:	DDRB7	DDKB0	DDRB5					
\$0006	DDDC	READ:	DDD07	DDRC6	DDRC5	DDRC4	DDRC3	DDRC2	DDRC1	DDRC0
\$0000	DDRC	WRITE:	DDRC7							
\$0007	DDRD	READ:	DDRD7		DDRD5	DDRD4	DDRD3	DDRD2	DDRD1	DDRD0
\$0007		WRITE:								
\$0008	UNUSED	READ:								
ΨΟΟΟΟ		WRITE:								
\$0009	UNUSED	READ:								
φοσσσ		WRITE:								
\$000A	SPCR	READ:	SPIE	SPE	DWOM	MSTR	CPOL	СРНА	SPR1	SPR0
ΨΟΟΟΛ		WRITE:	OI IL	OI L	DVVOIVI	WOTK	OI OL	CITIA	SIRI	Sirko
\$000B	SPSR	READ:	SPIF	WCOL		MODF				
ФОООВ		WRITE:								
\$000C	SPDR	READ:	SPD7	SPD6	SPD5	SPD4	SPD3	SPD2	SPD1	SPD0
Ψοσοσ		WRITE:	31 157	OI DO	31 23	31 54	31 03	SFDZ	JFD1	31 00
\$000D	BAUD	READ:			SCP1	SCP0		SCR2	SCR1	SCR0
ΨΟΟΟΙ		WRITE:			0011	0010		JONE	JOINT	3010
\$000E	SCCR1	READ:	R8	Т8		M	WAKE			
		WRITE:	1.0	10		171	V V / \ \ \			
\$000F	SCCR2	READ:	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK
		WRITE:		ICIE						

Figure 2-3. I/O Register Map

ADDR	REGISTER	ACCESS	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
\$0010	SCSR	READ:	TDRE	TC	RDRF	IDLE	OR	NF	FE	
		WRITE:								
\$0011	SCDR	READ:	SCD7	SCD6	SCD5	SCD4	SCD3	SCD2	SCD1	SCD0
		WRITE:				SCD4				
\$0012	TCR	READ:	ICIE	OCIE	TOIE	0	0	0	IEDG	OLVL
Φ0012		WRITE:							ILDO	OLVL
\$0013	TSR	READ:	ICF	OCF	TOF	0	0	0	0	0
φοστο	TOIL	WRITE:								
\$0014	ICRH	READ:	BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	ВІТ9	BIT8
ΨΟΟΙΨ	ЮКП	WRITE:								
\$0015	ICRL	READ:	BIT7	BIT6	BIT5	BIT4	ВІТ3	BIT2	BIT1	BIT0
φ0013	ICKL	WRITE:								
\$0016	OCRH	READ:	DITAG	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
\$0010	OCITI	WRITE:	BIT15	BIT14	БПТЗ					
\$0017	OCRL	READ:	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
\$0017		WRITE:								
\$0018	TRH	READ:	BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
ψ0010		WRITE:								
\$0019	TRL	READ:	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
ΨΟΟΤΘ	TILL	WRITE:								
\$001A	ATRH	READ:	BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
Ψ001Α		WRITE:								
\$001B	ATRL	READ:	BIT7	ВІТ6	BIT5	BIT4	ВІТ3	BIT2	BIT1	BIT0
\$001B		WRITE:								
\$001C	UNUSED	READ:								
		WRITE:								
\$001D	COPRST	READ:								
\$0010		WRITE:	BIT7	BIT6	BIT5	BIT4	ВІТ3	BIT2	BIT1	BIT0
\$001E	COPCR	READ:	0	0	0	COPF	CME	COPE	CM1	CM0
		WRITE:				COFF	CIVIE	COPE	CIVIT	CIVIU
\$001F	RESERVED	READ:								
		WRITE:								

Figure 2-4. I/O Register Map

General Release Specification

MC68HC05C9A — Rev. 3.0

Section 3. Central Processing Unit

3.1 Contents

3.2	Introduction
3.3	CPU Registers
3.3.1	Accumulator (A)
3.3.2	Index Register (X)
3.3.3	Program Counter (PC)35
3.3.4	Stack Pointer (SP)35
3.3.5	Condition Code Register (CCR)

3.2 Introduction

This section contains the basic programmers model and the registers contained in the CPU.

3.3 CPU Registers

The MCU contains five registers as shown in the programming model of **Figure 3-1**. The interrupt stacking order is shown in **Figure 3-2**.




Figure 3-1. Programming Model




Figure 3-2. Interrupt Stacking Order

3.3.1 Accumulator (A)

The accumulator is a general-purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.

3.3.2 Index Register (X)

The index register is an 8-bit register used for the indexed addressing value to create an effective address. The index register may also be used as a temporary storage area.

3.3.3 Program Counter (PC)

The program counter is a 14-bit register that contains the address of the next byte to be fetched.

3.3.4 Stack Pointer (SP)

The stack pointer contains the address of the next free location on the stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$0FF. The stack pointer is then decremented as data is pushed onto the stack and incremented as data is pulled from the stack.

When accessing memory, the eight most significant bits are permanently set to 00000011. These eight bits are appended to the six least significant register bits to produce an address within the range of \$00FF to \$00C0. Subroutines and interrupts may use up to 64 (decimal) locations. If 64 locations are exceeded, the stack pointer wraps around and loses the previously stored information. A subroutine call occupies two locations on the stack; an interrupt uses five locations.

3.3.5 Condition Code Register (CCR)

The CCR is a 5-bit register in which four bits are used to indicate the results of the instruction just executed, and the fifth bit indicates whether interrupts are masked. These bits can be individually tested by a program, and specific actions can be taken as a result of their state. Each bit is explained in the following paragraphs.

Half Carry (H)

This bit is set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

Interrupt (I)

When this bit is set, the timer, SCI, SPI, and external interrupt are masked (disabled). If an interrupt occurs while this bit is set, the interrupt is latched and processed as soon as the interrupt bit is cleared.

Negative (N)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative.

Zero (Z)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

Carry/Borrow (C)

When set, this bit indicates that a carry or borrow out of the arithmetic logical unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions and during shifts and rotates.

Section 4. Interrupts

4.1 Contents

4.2	Introduction	.37
4.3	Non-Maskable Software Interrupt (SWI)	.39
4.4	External Interrupt (IRQ or Port B)	.39
4.5	Timer Interrupt	.40
4.6	SCI Interrupt	.40
4.7	SPI Interrupt	.40

4.2 Introduction

The MCU can be interrupted by five different sources, four maskable hardware interrupts, and one non-maskable software interrupt:

- External signal on the IRQ pin or port B pins
- 16-bit programmable timer
- Serial communications interface
- Serial peripheral interface
- Software interrupt instruction (SWI)

Interrupts cause the processor to save register contents on the stack and to set the interrupt mask (I bit) to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack and normal processing to resume.

Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted, but are considered pending until the current instruction is complete.

MC68HC05C9A — Rev. 3.0

General Release Specification

NOTE: The current instruction is the one already fetched and being operated on.

When the current instruction is complete, the processor checks all pending hardware interrupts. If interrupts are not masked (CCR I bit clear) and if the corresponding interrupt enable bit is set, the processor proceeds with interrupt processing; otherwise, the next instruction is fetched and executed.

If an external interrupt and a timer, SCI, or SPI interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed the same as any other instruction, regardless of the I-bit state.

Table 4-1 shows the relative priority of all the possible interrupt sources. **Figure 4-1** shows the interrupt processing flow.

Table 4-1. Vector Addresses for Interrupts and Resets

Function	Source	Local Mask	Global Mask	Priority (1 = Highest)	Vector Address	
	Power-On-Reset					
Reset	RESET Pin	None	None	1	\$3FFE-\$3FFF	
	COP Watchdog					
Software Interrupt (SWI)	User Code	None	None	Same Priority As Instruction	\$3FFC-\$3FFD	
External Interrupt	IRQ Pin Port B Pins	None	l Bit	2	\$3FFA-\$3FFB	
Ti	ICF Bit	ICIE Bit	I Bit	I Bit	l Bit 3	\$3FF8-\$3FF9
Timer Interrupts	OCF Bit	OCIE Bit				
monapie	TOF Bit	TOIE Bit				
	TDRE Bit	TCIE Bit		4	\$3FF6-\$3FF7	
001	TC Bit		l Bit			
SCI Interrupts	RDRF Bit	- RIE Bit				
ппениріз	OR Blt	KIE DIL				
	IDLE Bit	ILIE Bit				
SPI	SPIF Bit	SPIE	I Bit	5	\$3FF4-\$3FF5	
Interrupts	MODF Bit	J	I Bit		ψυ ι 4-ψυ Γυ	

4.3 Non-Maskable Software Interrupt (SWI)

The SWI is an executable instruction and a non-maskable interrupt: It is executed regardless of the state of the I bit in the CCR. If the I bit is zero (interrupts enabled), SWI executes after interrupts which were pending when the SWI was fetched, but before interrupts generated after the SWI was fetched. The interrupt service routine address is specified by the contents of memory locations \$3FFC and \$3FFD.

4.4 External Interrupt (IRQ or Port B)

If the interrupt mask bit (I bit) of the CCR is set, all maskable interrupts (internal and external) are disabled. Clearing the I bit enables interrupts. The interrupt request is latched immediately following the falling edge of \overline{IRQ} . It is then synchronized internally and serviced as specified by the contents of \$3FFA and \$3FFB.

When any of the port B pullups are enabled, each pin becomes an additional external interrupt source which is executed identically to the \overline{IRQ} pin. Port B interrupts follow the same edge/edge-level selection as the \overline{IRQ} pin. The branch instructions BIL and BIH also respond to the port B interrupts in the same way as the \overline{IRQ} pin. See **7.4 Port B**.

Either a level-sensitive and edge-sensitive trigger or an edge-sensitive-only trigger operation is selectable. The sensitivity is software-controlled by the IRQ bit in the option register (\$3FDF).

NOTE:

The internal interrupt latch is cleared in the first part of the interrupt service routine; therefore, one external interrupt pulse can be latched and serviced as soon as the I bit is cleared.

4.5 Timer Interrupt

Three different timer interrupt flags cause a timer interrupt whenever they are set and enabled. The interrupt flags are in the timer status register (TSR), and the enable bits are in the timer control register (TCR). Any of these interrupts will vector to the same interrupt service routine, located at the address specified by the contents of memory locations \$3FF8 and \$3FF9.

4.6 SCI Interrupt

Five different SCI interrupt flags cause an SCI interrupt whenever they are set and enabled. The interrupt flags are in the SCI status register (SCSR), and the enable bits are in the SCI control register 2 (SCCR2). Any of these interrupts will vector to the same interrupt service routine, located at the address specified by the contents of memory locations \$3FF6 and \$3FF7.

4.7 SPI Interrupt

Two different SPI interrupt flags cause an SPI interrupt whenever they are set and enabled. The interrupt flags are in the SPI status register (SPSR), and the enable bits are in the SPI control register (SPCR). Either of these interrupts will vector to the same interrupt service routine, located at the address specified by the contents of memory locations \$3FF4 and \$3FF5.




Figure 4-1. Interrupt Flowchart

Interrupts

Section 5. Resets

5.1 Contents

5.2	Introduction44
5.3	Power-On Reset (POR)
5.4	RESET Pin
	Computer Operating Properly (COP) Reset .46 COP Reset Register .47 COP Control Register .48
5.6	COP During Wait Mode50
5.7	COP During Stop Mode
5.8	Clock Monitor Reset 50

5.2 Introduction

The MCU can be reset four ways: by the initial power-on reset function, by an active low input to the RESET pin, by the COP, or by the clock monitor. A reset immediately stops the operation of the instruction being executed, initializes some control bits, and loads the program counter with a user-defined reset vector address. Figure 5-1 is a block diagram of the reset sources.





Figure 5-1. Reset Sources

5.3 Power-On Reset (POR)

A power-on-reset occurs when a positive transition is detected on V_{DD} . The power-on reset is strictly for power turn-on conditions and should not be used to detect a drop in the power supply voltage. There is a 4064 internal processor clock cycle (t_{cyc}) oscillator stabilization delay after the oscillator becomes active. The \overline{RESET} pin will output a logic zero during the 4064-cycle delay. If the \overline{RESET} pin is low after the end of this 4064-cycle delay, the MCU will remain in the reset condition until \overline{RESET} is driven high externally.

5.4 RESET Pin

The MCU is reset when a logic zero is applied to the \overline{RESET} input for a period of one and one-half machine cycles (t_{RL}). However, in order to differentiate between an external reset and an internal reset (generated from the COP or clock monitor), any externally driven reset must be active (logic zero) for at least eight t_{CYC} .



NOTES:

- 1. Internal timing signal and bus information are not available externally.
- 2. OSC1 line is not meant to represent frequency. It is only meant to represent time.
- 3. The next rising edge of the internal processor clock following the rising edge of RESET initiates the reset sequence.
- 4. RESET outputs V_{OL} during 4064 power-on reset cycles.

Figure 5-2. Power-On Reset and RESET

5.5 Computer Operating Properly (COP) Reset

This device includes a watchdog COP feature which guards against program run-away failures. A timeout of the computer operating properly (COP) timer generates a COP reset. The COP watchdog is a software error detection system that automatically times out and resets the MCU if not cleared periodically by a program sequence.

The COP is controlled with two registers; one to reset the COP timer and the other to enable and control COP and clock monitor functions. **Figure 5-3** shows a block diagram of the COP.




Figure 5-3. COP Block Diagram

5.5.1 COP Reset Register

This write-only register, shown in **Figure 5-4**, is used to reset the COP.




Figure 5-4. COP Reset Register (COPRST)

The sequence required to reset the COP timer is as follows:

- Write \$55 to the COP reset register
- Write \$AA to the COP reset register

Both write operations must occur in the order listed, but any number of instructions may be executed between the two write operations provided that the COP does not time out between the two writes. The elapsed time between software resets must not be greater than the COP timeout period. If the COP should time out, a system reset will occur and the device will be re-initialized in the same fashion as a power-on reset or reset.

Reading this register does not return valid data.

5.5.2 COP Control Register

The COP control register, shown in **Figure 5-5**, performs the following functions:

- Enables clock monitor function
- Enables COP function
- Selects timeout duration of COP timer

and flags the following conditions:

- A COP timeout
- Clock monitor reset




Figure 5-5. COP Control Register (COPCR)

COPF — Computer Operating Properly Flag

Reading the COP control register clears COPF.

- 1 = COP or clock monitor reset has occurred.
- 0 = No COP or clock monitor reset has occurred.

CME — Clock Monitor Enable

This bit is readable any time, but may be written only once.

- 1 = Clock monitor enabled
- 0 = Clock monitor disabled

COPE — COP Enable

This bit is readable any time. COPE, CM1, and CM0 together may be written with a single write, only once, after reset. This bit is cleared by reset.

1 = COP enabled

0 = COP disabled

CM1 — COP Mode Bit 1

Used in conjunction with CM0 to establish the COP timeout period, this bit is readable any time. COPE, CM1, and CM0 together may be written with a single write, only once, after reset. This bit is cleared by reset. See **Table 5-1** for timeout period options.

CM0 — COP Mode Bit 0

Used in conjunction with CM1 to establish the COP timeout period, this bit is readable any time. COPE, CM1, and CM0 together may be written with a single write, only once, after reset. This bit is cleared by reset. See **Table 5-1** for timeout period options.

Bits 7-5 — Not Used

These bits always read as zero.

Table 5-1. COP Timeout Period

CM1	СМО	f _{op} /2 ¹⁵ Divide By	Timeout Period (f _{osc} = 2.0 MHz)	Timeout Period (f _{osc} = 4.0 MHz)
0	0	1	32.77 ms	16.38 ms
0	1	4	131.07 ms	65.54 ms
1	0	16	524.29 ms	262.14 ms
1	1	64	2.097 sec	1.048 sec

5.6 COP During Wait Mode

The COP will continue to operate normally during wait mode. The software must pull the device out of wait mode periodically and reset the COP to prevent a system reset.

5.7 COP During Stop Mode

Stop mode disables the oscillator circuit and thereby turns the clock off for the entire device. The COP counter will be reset when stop mode is entered. If a reset is used to exit stop mode, the COP counter will be reset after the 4064 cycles of delay after stop mode. If an IRQ is used to exit stop mode, the COP counter will not be reset after the 4064-cycle delay and will have that many cycles already counted when control is returned to the program.

In the event that an inadvertent STOP instruction is executed, the COP will not provide a reset. The clock monitor function provides protection for this situation.

5.8 Clock Monitor Reset

The clock monitor circuit can provide a system reset if the clock stops for any reason, including stop mode. When the CME bit in the COP control register is set, the clock monitor detects the absence of the internal bus clock for a certain period of time. The timeout period is dependent on the processing parameters and varies from 5 μ s to 100 μ s, which implies that systems using a bus clock rate of 200 kHz or less should not use the clock monitor.

If a slow or absent clock is detected, the clock monitor causes a system reset. The reset is issued to the external system via the bidirectional RESET pin for four bus cycles if the clock is slow or until the clocks recover in the case where the clocks are absent.

Section 6. Low-Power Modes

6.1 Contents

6.2	Introduction	51
6.3	Stop Mode	51
6.4	Wait Mode	52

6.2 Introduction

This section describes the low-power modes.

6.3 Stop Mode

The STOP instruction places the MCU in its lowest-power consumption mode. In stop mode, the internal oscillator is turned off, halting all internal processing, including timer operation.

During the stop mode, the TCR bits are altered to remove any pending timer interrupt request and to disable any further timer interrupts. The timer prescaler is cleared. The I bit in the CCR is cleared to enable external interrupts. All other registers and memory remain unaltered. All input/output lines remain unchanged. The processor can be brought out of the stop mode only by an external interrupt or reset. See **Figure 6-1**.




Figure 6-1. Stop Recovery Timing Diagram

6.4 Wait Mode

The WAIT instruction places the MCU in a low-power consumption mode, but the wait mode consumes more power than the stop mode. All CPU action is suspended, but the timer, SCI, SPI, and the oscillator remain active. Any interrupt or reset will cause the MCU to exit the wait mode.

During wait mode, the I bit in the CCR is cleared to enable interrupts. All other registers, memory, and input/output lines remain in their previous state. The timer, SCI, and SPI may be enabled to allow a periodic exit from the wait mode.

Section 7. Input/Output Ports

7.1 Contents

7.2	Introduction
7.3	Port A
7.4	Port B
7.5	Port C
7.6	Port D

7.2 Introduction

This section briefly describes the 31 I/O lines arranged as one 7-bit and three 8-bit ports. All of these port pins are programmable as either inputs or outputs under software control of the data direction registers.

NOTE:

To avoid a glitch on the output pins, write data to the I/O port data register before writing a one to the corresponding data direction register.

7.3 Port A

Port A is an 8-bit bidirectional port which does not share any of its pins with other subsystems. The port A data register is at \$0000 and the data direction register (DDR) is at \$0004. The contents of the port A data register are indeterminate at initial powerup and must be initialized by user software. Reset does not affect the data registers, but clears the data direction registers, thereby returning the ports to inputs. Writing a one to a DDR bit sets the corresponding port bit to output mode. A block diagram of the port logic is shown in **Figure 7-1**.

MC68HC05C9A — Rev. 3.0

General Release Specification




Figure 7-1. Port A I/O Circuit

7.4 Port B

Port B is an 8-bit bidirectional port. The port B data register is at \$0001 and the data direction register (DDR) is at \$0005. The contents of the port B data register are indeterminate at initial powerup and must be initialized by user software. Reset does not affect the data registers, but clears the data direction registers, thereby returning the ports to inputs. Writing a one to a DDR bit sets the corresponding port pin to output mode. Each of the port B pins has an optional external interrupt capability that can be enabled by mask option.

The interrupt option also enables a pullup device when the pin is configured as an input. The edge or edge- and level-sensitivity of the $\overline{\mbox{IRQ}}$ pin will also pertain to the enabled port B pins. Care needs to be taken when using port B pins that have the pullup enabled. Before switching from an output to an input, the data should be preconditioned to a one to prevent an interrupt from occurring. The port B logic is shown in **Figure 7-2**.

7.5 Port C

Port C is an 8-bit bidirectional port. The port C data register is at \$0002 and the data direction register (DDR) is at \$0006. The contents of the port C data register are indeterminate at initial powerup and must be initialized by user software. Reset does not affect the data registers, but clears the data direction registers, thereby returning the ports to inputs. Writing a one to a DDR bit sets the corresponding port bit to output mode. PC7 has a high current sink and source capability. Figure 7-1 is also applicable to port C.

7.6 Port D

Port D is a 7-bit bidirectional port. Four of its pins are shared with the SPI subsystem and two more are shared with the SCI subsystem. The port D data register is at \$0003 and the data direction register is at \$0007. The contents of the port D data register are indeterminate at initial powerup and must be initialized by user software. During reset all seven bits become valid input ports because the DDR bits are cleared and the special function output drivers associated with the SCI and SPI subsystems are disabled, thereby returning the ports to inputs. Writing a one to a DDR bit sets the corresponding port bit to output mode.




Figure 7-2. Port B I/O Logic

56

Section 8. Capture/Compare Timer

8.1 Content

8.2	Introduction
8.3	Timer Operation
8.3.1	Input Capture
8.3.2	Output Compare
8.4	Timer I/O Registers60
8.4.1	Timer Control Register (TCR)
8.4.2	Timer Status Register (TSR)62
8.4.3	Timer Registers (TRH and TRL)
8.4.4	Alternate Timer Registers (ATRH and ATRL)64
8.4.5	Input Capture Registers (ICRH and ICRL)
8.4.6	Output Compare Registers (OCRH and OCRL) 66
8.5	Timer During Wait Mode67
8.6	Timer During Stop Mode

8.2 Introduction

This section describes the operation of the 16-bit capture/compare timer. **Figure 8-1** shows the structure of the capture/compare subsystem.




Figure 8-1. Capture/Compare Timer Block Diagram

8.3 Timer Operation

The core of the capture/compare timer is a 16-bit free-running counter. The counter provides the timing reference for the input capture and output compare functions. The input capture and output compare functions provide a means to latch the times at which external events occur, to measure input waveforms, and to generate output waveforms and timing delays. Software can read the value in the 16-bit free-running counter at any time without affecting the counter sequence.

Because of the 16-bit timer architecture, the I/O registers for the input capture and output compare functions are pairs of 8-bit registers.

Because the counter is 16 bits long and preceded by a fixed divide-by-4 prescaler, the counter rolls over every 262,144 internal clock cycles. Timer resolution with a 4-MHz crystal is 2 μ s.

8.3.1 Input Capture

The input capture function is a means to record the time at which an external event occurs. When the input capture circuitry detects an active edge on the TCAP pin, it latches the contents of the timer registers into the input capture registers. The polarity of the active edge is programmable.

Latching values into the input capture registers at successive edges of the same polarity measures the period of the input signal on the TCAP pin. Latching values into the input capture registers at successive edges of opposite polarity measures the pulse width of the signal.

8.3.2 Output Compare

The output compare function is a means of generating an output signal when the 16-bit counter reaches a selected value. Software writes the selected value into the output compare registers. On every fourth internal clock cycle the output compare circuitry compares the value of the counter to the value written in the output compare registers. When a match occurs, the timer transfers the programmable output level bit (OLVL) from the timer control register to the TCMP pin.

The programmer can use the output compare register to measure time periods, to generate timing delays, or to generate a pulse of specific duration or a pulse train of specific frequency and duty cycle on the TCMP pin.

8.4 Timer I/O Registers

The following I/O registers control and monitor timer operation:

- Timer control register (TCR)
- Timer status register (TSR)
- Timer registers (TRH and TRL)
- Alternate timer registers (ATRH and ATRL)
- Input capture registers (ICRH and ICRL)
- Output compare registers (OCRH and OCRL)

8.4.1 Timer Control Register (TCR)

The timer control register, shown in **Figure 8-2**, performs these functions:

- Enables input capture interrupts
- Enables output compare interrupts
- Enables timer overflow interrupts
- Controls the active edge polarity of the TCAP signal
- Controls the active level of the TCMP output




Figure 8-2. Timer Control Register (TCR)

ICIE — Input Capture Interrupt Enable

This read/write bit enables interrupts caused by an active signal on the TCAP pin. Resets clear the ICIE bit.

- 1 = Input capture interrupts enabled
- 0 = Input capture interrupts disabled

General Release Specification

MC68HC05C9A — Rev. 3.0

OCIE — Output Compare Interrupt Enable

This read/write bit enables interrupts caused by an active signal on the TCMP pin. Resets clear the OCIE bit.

- 1 = Output compare interrupts enabled
- 0 = Output compare interrupts disabled

TOIE — Timer Overflow Interrupt Enable

This read/write bit enables interrupts caused by a timer overflow. Reset clear the TOIE bit.

- 1 = Timer overflow interrupts enabled
- 0 = Timer overflow interrupts disabled

IEDG — Input Edge

The state of this read/write bit determines whether a positive or negative transition on the TCAP pin triggers a transfer of the contents of the timer register to the input capture register. Resets have no effect on the IEDG bit.

- 1 = Positive edge (low to high transition) triggers input capture
- 0 = Negative edge (high to low transition) triggers input capture

OLVL — Output Level

The state of this read/write bit determines whether a logic one or logic zero appears on the TCMP pin when a successful output compare occurs. Resets clear the OLVL bit.

- 1 = TCMP goes high on output compare
- 0 = TCMP goes low on output compare

8.4.2 Timer Status Register (TSR)

The timer status register, shown in **Figure 8-3**, contains flags to signal the following conditions:

- An active signal on the TCAP pin, transferring the contents of the timer registers to the input capture registers
- A match between the 16-bit counter and the output compare registers, transferring the OLVL bit to the TCMP pin
- A timer roll over from \$FFFF to \$0000




Figure 8-3. Timer Status Register (TSR)

ICF — Input Capture Flag

The ICF bit is set automatically when an edge of the selected polarity occurs on the TCAP pin. Clear the ICF bit by reading the timer status register with ICF set and then reading the low byte (\$0015) of the input capture registers. Resets have no effect on ICF.

OCF — Output Compare Flag

The OCF bit is set automatically when the value of the timer registers matches the contents of the output compare registers. Clear the OCF bit by reading the timer status register with OCF set and then reading the low byte (\$0017) of the output compare registers. Resets have no effect on OCF.

TOF — Timer Overflow Flag

The TOF bit is set automatically when the 16-bit counter rolls over from \$FFFF to \$0000. Clear the TOF bit by reading the timer status register with TOF set, and then reading the low byte (\$0019) of the timer registers. Resets have no effect on TOF.

8.4.3 Timer Registers (TRH and TRL)

The timer registers, shown in **Figure 8-4**, contains the current high and low bytes of the 16-bit counter. Reading TRH before reading TRL causes TRL to be latched until TRL is read. Reading TRL after reading the timer status register clears the timer overflow flag (TOF). Writing to the timer registers has no effect.




Figure 8-4. Timer Registers (TRH and TRL)

8.4.4 Alternate Timer Registers (ATRH and ATRL)

The alternate timer registers, shown in **Figure 8-5**, contain the current high and low bytes of the 16-bit counter. Reading ATRH before reading ATRL causes ATRL to be latched until ATRL is read. Reading ATRL has no effect on the timer overflow flag (TOF). Writing to the alternate timer registers has no effect.




Figure 8-5. Alternate Timer Registers (ATRH and ATRL)

NOTE: To prevent interrupts from occurring between readings of ATRH and ATRL, set the interrupt flag in the condition code register before reading ATRH, and clear the flag after reading ATRL.

8.4.5 Input Capture Registers (ICRH and ICRL)

When a selected edge occurs on the TCAP pin, the current high and low bytes of the 16-bit counter are latched into the input capture registers. Reading ICRH before reading ICRL inhibits further capture until ICRL is read. Reading ICRL after reading the status register clears the input capture flag (ICF). Writing to the input capture registers has no effect.




Figure 8-6. Input Capture Registers (ICRH and ICRL)

NOTE: To prevent interrupts from occurring between readings of ICRH and ICRL, set the interrupt flag in the condition code register before reading ICRH, and clear the flag after reading ICRL.

8.4.6 Output Compare Registers (OCRH and OCRL)

When the value of the 16-bit counter matches the value in the output compare registers, the planned TCMP pin action takes place. Writing to OCRH before writing to OCRL inhibits timer compares until OCRL is written. Reading or writing to OCRL after the timer status register clears the output compare flag (OCF).




Figure 8-7. Output Compare Registers (OCRH and OCRL)

To prevent OCF from being set between the time it is read and the time the output compare registers are updated, use this procedure:

- 1. Disable interrupts by setting the I bit in the condition code register.
- 2. Write to OCRH. Compares are now inhibited until OCRL is written.
- Clear bit OCF by reading timer status register (TSR).
- 4. Enable the output compare function by writing to OCRL.
- 5. Enable interrupts by clearing the I bit in the condition code register.

66

8.5 Timer During Wait Mode

The CPU clock halts during the wait mode, but the timer remains active. If interrupts are enabled, a timer interrupt will cause the processor to exit the wait mode.

8.6 Timer During Stop Mode

In the stop mode, the timer stops counting and holds the last count value if STOP is exited by an interrupt. If STOP is exited by RESET, the counters are forced to \$FFFC. During STOP, if at least one valid input capture edge occurs at the TCAP pins, the input capture detect circuit is armed. This does not set any timer flags or wake up the MCU, but if an interrupt is used to exit stop mode, there is an active input capture flag and data from the first valid edge that occurred during the stop mode. If RESET is used to exit stop mode, then no input capture flag or data remains, even if a valid input capture edge occurred.



Section 9. Serial Communications Interface (SCI)

9.1 Content

9.2	Introduction
9.3	Features
9.4	SCI Receiver Features
9.5	SCI Transmitter Features
9.6	Functional Description72
9.7	Data Format74
9.8	Receiver Wakeup Operation75
9.9	Idle Line Wakeup76
9.10	Address Mark Wakeup
9.11	Receive Data In (RDI)76
9.12	Start Bit Detection
9.13	Transmit Data Out (TDO)
9.14 9.14.1	SCI I/O Registers
9.14.1	
9.14.3	
9.14.4	· , , , , , , , , , , , , , , , , , , ,
9.14.5	
	· · · · · · · · · · · · · · · · · · ·

Serial Communications Interface

9.2 Introduction

This section describes the on-chip asynchronous serial communications interface (SCI). The SCI allows full-duplex, asynchronous, RS232 or RS422 serial communication between the MCU and remote devices, including other MCUs. The transmitter and receiver of the SCI operate independently, although they use the same baud rate generator.

9.3 Features

Features of the SCI include:

- Standard Mark/Space Non-Return-to-Zero Format
- Full Duplex Operation
- 32 Programmable Baud Rates
- Programmable 8-Bit or 9-Bit Character Length
- Separately Enabled Transmitter and Receiver
- Two Receiver Wakeup Methods:
 - Idle Line Wakeup
 - Address Mark Wakeup
- Interrupt-Driven Operation Capability with Five Interrupt Flags:
 - Transmitter Data Register Empty
 - Transmission Complete
 - Transmission Data Register Full
 - Receiver Overrun
 - Idle Receiver Input
- Receiver Framing Error Detection
- 1/16 Bit-Time Noise Detection




Figure 9-1. Serial Communications Interface Block Diagram

NOTE: The serial communications data register (SCI SCDR) is controlled by the internal R/W signal. It is the transmit data register when written to and the receive data register when read.

Serial Communications Interface

9.4 SCI Receiver Features

Features of the SCI receiver include:

- · Receiver Wakeup Function (Idle Line or Address Bit)
- Idle Line Detection
- Framing Error Detection
- Noise Detection
- Overrun Detection
- Receiver Data Register Full Flag

9.5 SCI Transmitter Features

Features of the SCI transmitter include:

- Transmit Data Register Empty Flag
- Transmit Complete Flag
- Send Break

9.6 Functional Description

A block diagram of the SCI is shown in **Figure 9-1**. Option bits in serial control register 1 (SCCR1) select the wakeup method (WAKE bit) and data word length (M bit) of the SCI. SCCR2 provides control bits that individually enable the transmitter and receiver, enable system interrupts, and provide the wakeup enable bit (RWU) and the send break code bit (SBK). Control bits in the baud rate register (BAUD) allow the user to select one of 32 different baud rates for the transmitter and receiver.

Data transmission is initiated by writing to the serial communications data register (SCDR). Provided the transmitter is enabled, data stored in the SCDR is transferred to the transmit data shift register. This transfer of data sets the transmit data register empty flag (TDRE) in the SCI status register (SCSR) and generates an interrupt (if transmitter

General Release Specification

MC68HC05C9A — Rev. 3.0

interrupts are enabled). The transfer of data to the transmit data shift register is synchronized with the bit rate clock (see **Figure 9-2**). All data is transmitted least significant bit first. Upon completion of data transmission, the transmission complete flag (TC) in the SCSR is set (provided no pending data, preamble, or break is to be sent) and an interrupt is generated (if the transmit complete interrupt is enabled). If the transmitter is disabled, and the data, preamble, or break (in the transmit data shift register) has been sent, the TC bit will be set also. This will also generate an interrupt if the transmission complete interrupt enable bit (TCIE) is set. If the transmitter is disabled during a transmission, the character being transmitted will be completed before the transmitter gives up control of the TDO pin.

When SCDR is read, it contains the last data byte received, provided that the receiver is enabled. The receive data register full flag bit (RDRF) in the SCSR is set to indicate that a data byte has been transferred from the input serial shift register to the SCDR; this will cause an interrupt if the receiver interrupt is enabled. The data transfer from the input serial shift register to the SCDR is synchronized by the receiver bit rate clock. The OR (overrun), NF (noise), or FE (framing) error flags in the SCSR may be set if data reception errors occurred.

An idle line interrupt is generated if the idle line interrupt is enabled and the IDLE bit (which detects idle line transmission) in SCSR is set. This allows a receiver that is not in the wakeup mode to detect the end of a message, or the preamble of a new message, or to re-synchronize with the transmitter. A valid character must be received before the idle line condition or the IDLE bit will not be set and idle line interrupt will not be generated.




Figure 9-2. Rate Generator Division

Serial Communications Interface

9.7 Data Format

Receive data or transmit data is the serial data that is transferred to the internal data bus from the receive data input pin (RDI) or from the internal bus to the transmit data output pin (TDO). The non-return-to-zero (NRZ) data format shown in **Figure 9-3** is used and must meet the following criteria:

- The idle line is brought to a logic one state prior to transmission/reception of a character.
- A start bit (logic zero) is used to indicate the start of a frame.
- The data is transmitted and received least significant bit first.
- A stop bit (logic one) is used to indicate the end of a frame. A
 frame consists of a start bit, a character of eight or nine data bits,
 and a stop bit.
- A break is defined as the transmission or reception of a low (logic zero) for at least one complete frame time.




Figure 9-3. Data Format

9.8 Receiver Wakeup Operation

The receiver logic hardware also supports a receiver wakeup function which is intended for systems having more than one receiver. With this function a transmitting device directs messages to an individual receiver or group of receivers by passing addressing information as the initial byte(s) of each message. The wakeup function allows receivers not addressed to remain in a dormant state for the remainder of the unwanted message. This eliminates any further software overhead to service the remaining characters of the unwanted message and thus improves system performance.

The receiver is placed in wakeup mode by setting the receiver wakeup bit (RWU) in the SCCR2 register. While RWU is set, all of the receiver-related status flags (RDRF, IDLE, OR, NF, and FE) are inhibited (cannot become set).

NOTE:

The idle line detect function is inhibited while the RWU bit is set. Although RWU may be cleared by a software write to SCCR2, it would be unusual to do so.

Normally, RWU is set by software and is cleared automatically in hardware by one of these methods: idle line wakeup or address mark wakeup.

Serial Communications Interface

9.9 Idle Line Wakeup

In idle line wakeup mode, a dormant receiver wakes up as soon as the RDI line becomes idle. Idle is defined as a continuous logic high level on the RDI line for 10 (or 11) full bit times. Systems using this type of wakeup must provide at least one character time of idle between messages to wake up sleeping receivers, but must not allow any idle time between characters within a message.

9.10 Address Mark Wakeup

In address mark wakeup, the most significant bit (MSB) in a character is used to indicate whether it is an address (logic one) or data (logic zero) character. Sleeping receivers will wake up whenever an address character is received. Systems using this method for wakeup would set the MSB of the first character of each message and leave it clear for all other characters in the message. Idle periods may be present within messages and no idle time is required between messages for this wakeup method.

9.11 Receive Data In (RDI)

Receive data is the serial data that is applied through the input line and the SCI to the internal bus. The receiver circuitry clocks the input at a rate equal to 16 times the baud rate. This time is referred to as the RT rate in **Figure 9-4** and as the receiver clock in **Figure 9-6**.

The receiver clock generator is controlled by the baud rate register; however, the SCI is synchronized by the start bit, independent of the transmitter.

Once a valid start bit is detected, the start bit, each data bit, and the stop bit are sampled three times at RT intervals 8 RT, 9 RT, and 10 RT (1 RT is the position where the bit is expected to start), as shown in **Figure 9-5**. The value of the bit is determined by voting logic which takes the value of the majority of the samples. A noise flag is set when all three samples on a valid start bit or data bit or the stop bit do not agree.

General Release Specification

MC68HC05C9A — Rev. 3.0




Figure 9-4. SCI Examples of Start Bit Sampling Techniques




Figure 9-5. SCI Sampling Technique Used on All Bits


Serial Communications Interface

9.12 Start Bit Detection


When the input (idle) line is detected low, it is tested for three more sample times (referred to as the start edge verification samples in **Figure 9-4**). If at least two of these three verification samples detect a logic zero, a valid start bit has been detected; otherwise, the line is assumed to be idle. A noise flag is set if all three verification samples do not detect a logic zero. Thus, a valid start bit could be assumed with a set noise flag present.

If a framing error has occurred without detection of a break (10 zeros for 8-bit format or 11 zeros for 9-bit format), the circuit continues to operate as if there actually was a stop bit, and the start edge will be placed artificially. The last bit received in the data shift register is inverted to a logic one, and the three logic one start qualifiers (shown in **Figure 9-4**) are forced into the sample shift register during the interval when detection of a start bit is anticipated (see **Figure 9-6**); therefore, the start bit will be accepted no sooner than it is anticipated.

If the receiver detects that a break (RDRF = 1, FE = 1, receiver data register = \$003B) produced the framing error, the start bit will not be artificially induced and the receiver must actually detect a logic one before the start bit can be recognized (see Figure 9-7).



a) Case 1: Receive line low during artificial edge



b) Case 2: Receive line high during expected start edge

Figure 9-6. SCI Artificial Start Following a Frame Error




Figure 9-7. SCI Start Bit Following a Break

9.13 Transmit Data Out (TDO)

Transmit data is the serial data from the internal data bus that is applied through the SCI to the output line. Data format is as discussed in 9.7 Data Format and shown in Figure 9-3. The transmitter generates a bit time by using a derivative of the RT clock, thus producing a transmission rate equal to 1/16th that of the receiver sample clock.

9.14 SCI I/O Registers

The following I/O registers control and monitor SCI operation:

- SCI data register (SCDR)
- SCI control register 1 (SCCR1)
- SCI control register 2 (SCCR2)
- SCI status register (SCSR)

9.14.1 SCI Data Register (SCDR)

The SCI data register, shown in **Figure 9-8**, is the buffer for characters received and for characters transmitted.



Figure 9-8. SCI Data Register (SCDR)

9.14.2 SCI Control Register 1 (SCCR1)

The SCI control register 1, shown in **Figure 9-9**, has these functions:

- Stores ninth SCI data bit received and ninth SCI data bit transmitted
- Controls SCI character length
- Controls SCI wakeup method

General Release Specification

MC68HC05C9A — Rev. 3.0




Figure 9-9. SCI Control Register 1 (SCCR1)

R8 — Bit 8 (Received)

When the SCI is receiving 9-bit characters, R8 is the ninth bit of the received character. R8 receives the ninth bit at the same time that the SCDR receives the other eight bits. Resets have no effect on the R8 bit.

T8 — Bit 8 (Transmitted)

When the SCI is transmitting 9-bit characters, T8 is the ninth bit of the transmitted character. T8 is loaded into the transmit shift register at the same time that the SCDR is loaded into the transmit register. Resets have no effect on the T8 bit.

M — Character Length

This read/write bit determines whether SCI characters are 8 bits long or 9 bits long. The ninth bit can be used as an extra stop bit, as a receiver wakeup signal, or as a mark or space parity bit. Resets have no effect on the M bit.

1 = 9-bit SCI characters

0 = 8-bit SCI characters

WAKE — Wakeup Method

This read/write bit determines which condition wakes up the SCI: a logic one (address mark) in the most significant bit (MSB) position of a received character or an idle condition on the PD0/RDI pin. Resets have no effect on the WAKE bit.

1 = Address mark wakeup

0 = Idle line wakeup

9.14.3 SCI Control Register 2 (SCCR2)

SCI control register 2, shown in **Figure 9-10**, has these functions:

- Enables the SCI receiver and SCI receiver interrupts
- Enables the SCI transmitter and SCI transmitter interrupts
- Enables SCI receiver idle interrupts
- Enables SCI transmission complete interrupts
- Enables SCI wakeup
- Transmits SCI break characters




Figure 9-10. SCI Control Register 2 (SCCR2)

TIE — Transmit Interrupt Enable

This read/write bit enables SCI interrupt requests when the TDRE flag becomes set. Resets clear the TIE bit.

- 1 = TDRE interrupt requests enabled
- 0 = TDRE interrupt requests disabled

TCIE — Transmission Complete Interrupt Enable

This read/write bit enables SCI interrupt requests when the TC flag becomes set. Resets clear the TCIE bit.

- 1 = TC interrupt requests enabled
- 0 = TC interrupt requests disabled

RIE — Receiver Interrupt Enable

This read/write bit enables SCI interrupt requests when the RDRF flag or the OR flag becomes set. Resets clear the RIE bit.

- 1 = RDRF interrupt requests enabled
- 0 = RDRF interrupt requests disabled

ILIE — Idle Line Interrupt Enable

This read/write bit enables SCI interrupt requests when the IDLE bit becomes set. Resets clear the ILIE bit.

- 1 = IDLE interrupt requests enabled
- 0 = IDLE interrupt requests disabled

TE — Transmitter Enable

Setting this read/write bit begins the transmission by sending a preamble of 10 or 11 logic ones from the transmit shift register to the PD1/TDO pin. Resets clear the TE bit.

- 1 = Transmission enabled
- 0 = Transmission disabled

RE — Receiver Enable

Setting this read/write bit enables the receiver. Clearing the RE bit disables the receiver and receiver interrupts but does not affect the receiver interrupt flags. Resets clear the RE bit.

- 1 = Receiver enabled
- 0 = Receiver disabled

RWU — Receiver Wakeup Enable

This read/write bit puts the receiver in a standby state. Typically, data transmitted to the receiver clears the RWU bit and returns the receiver to normal operation. The WAKE bit in SCCR1 determines whether an idle input or an address mark brings the receiver out of standby state. Reset clears the RWU bit.

- 1 = Standby state
- 0 = Normal operation

SBK — Send Break

Setting this read/write bit continuously transmits break codes in the form of 10-bit or 11-bit groups of logic zeros. Clearing the SBK bit stops the break codes and transmits a logic one as a start bit. Reset clears the SBK bit.

- 1 = Break codes being transmitted
- 0 = No break codes being transmitted

9.14.4 SCI Status Register (SCSR)

The SCI status register, shown in **Figure 9-11**, contains flags to signal the following conditions:

- Transfer of SCDR data to transmit shift register complete
- Transmission complete
- Transfer of receive shift register data SCDR complete
- · Receiver input idle
- Noisy data
- Framing error




Figure 9-11. SCI Status Register (SCSR)

TDRE — Transmit Data Register Empty

This clearable, read-only flag is set when the data in the SCDR transfers to the transmit shift register. TDRE generates an interrupt request if the TIE bit in SCCR2 is also set. Clear the TDRE bit by reading the SCSR with TDRE set and then writing to the SCDR. Reset sets the TDRE bit. Software must initialize the TDRE bit to logic zero to avoid an instant interrupt request when turning the transmitter on.

- 1 = SCDR data transferred to transmit shift register
- 0 = SCDR data not transferred to transmit shift register

TC — Transmission Complete

This clearable, read-only flag is set when the TDRE bit is set, and no data, preamble, or break character is being transmitted. TDRE generates an interrupt request if the TCIE bit in SCCR2 is also set. Clear the TC bit by reading the SCSR with TC set, and then writing to

the SCDR. Reset sets the TC bit. Software must initialize the TC bit to logic zero to avoid an instant interrupt request when turning the transmitter on.

- 1 = No transmission in progress
- 0 = Transmission in progress

RDRF — Receive Data Register Full

This clearable, read-only flag is set when the data in the receive shift register transfers to the SCI data register. RDRF generates an interrupt request if the RIE bit in the SCCR2 is also set. Clear the RDRF bit by reading the SCSR with RDRF set and then reading the SCDR.

- 1 = Received data available in SCDR
- 0 = Received data not available in SCDR

IDLE — Receiver Idle

This clearable, read-only flag is set when 10 or 11 consecutive logic ones appear on the receiver input. IDLE generates an interrupt request if the ILIE bit in the SCCR2 is also set. Clear the ILIE bit by reading the SCSR with IDLE set and then reading the SCDR.

- 1 = Receiver input idle
- 0 = Receiver input not idle

OR — Receiver Overrun

This clearable, read-only flag is set if the SCDR is not read before the receive shift register receives the next word. OR generates an interrupt request if the RIE bit in the SCCR2 is also set. The data in the shift register is lost, but the data already in the SCDR is not affected. Clear the OR bit by reading the SCSR with OR set and then reading the SCDR.

- 1 = Receive shift register full and RDRF = 1
- 0 = No receiver overrun

NF — Receiver Noise Flag

This clearable, read-only flag is set when noise is detected in data received in the SCI data register. Clear the NF bit by reading the SCSR and then reading the SCDR.

- 1 = Noise detected in SCDR
- 0 = No noise detected in SCDR

MC68HC05C9A — Rev. 3.0

General Release Specification

Serial Communications Interface

FE — Receiver Framing Error

This clearable, read-only flag is set when there is a logic zero where a stop bit should be in the character shifted into the receive shift register. If the received word causes both a framing error and an overrun error, the OR flag is set and the FE flag is not set. Clear the FE bit by reading the SCSR and then reading the SCDR.

- 1 = Framing error
- 0 = No framing error

9.14.5 Baud Rate Register (BAUD)

The baud rate register, shown in **Figure 9-12**, selects the baud rate for both the receiver and the transmitter.




Figure 9-12. Baud Rate Register (BAUD)

SCP1 — SCP0-SCI Prescaler Select Bits

These read/write bits control prescaling of the baud rate generator clock, as shown in **Table 9-1**. Reset clears both SCP1 and SCP0.

Table 9-1. Baud Rate Generator Clock Prescaling

SCP[1:0]	Baud Rate Generator Clock	
00	Internal Clock ÷ 1	
01	Internal Clock ÷ 3	
10	Internal Clock ÷ 4	
11	Internal Clock ÷ 13	

SCR2 — SCR0-SCI Baud Rate Select Bits

These read/write bits select the SCI baud rate, as shown in **Table 9-2**. Resets have no effect on the SCR2-SCR0 bits.

Table 9-2. Baud Rate Selection

SCR[2:0]	SCI Baud Rate (Baud)	
000	Prescaled Clock ÷ 1	
001	Prescaled Clock ÷ 2	
010	Prescaled Clock ÷ 4	
011	Prescaled Clock ÷ 8	
100	Prescaled Clock ÷ 16	
101	Prescaled Clock ÷ 32	
110	Prescaled Clock ÷ 64	
111	Prescaled Clock ÷ 128	



Section 10. Serial Peripheral Interface

10.1 Content

10.2	Introduction89
10.3	Features
10.4	SPI Signal Description
10.4.1	Master In Slave Out (MISO)
10.4.2	Master Out Slave In (MOSI)
10.4.3	Serial Clock (SCK)
10.4.4	Slave Select (SS)
10.5	Functional Description
10.6	SPI Registers
10.6.1	Serial Peripheral Control Register (SPCR)
10.6.2	Serial Peripheral Status Register (SPSR)97
10.6.3	Serial Peripheral Data I/O Register (SPDR)

10.2 Introduction

The serial peripheral interface (SPI) is an interface built into the device which allows several MC68HC05 MCUs, or MC68HC05 MCU plus peripheral devices, to be interconnected within a single printed circuit board. In an SPI, separate wires are required for data and clock. In the SPI format, the clock is not included in the data stream and must be furnished as a separate signal. An SPI system may be configured in one containing one master MCU and several slave MCUs, or in a system in which an MCU is capable of being a master or a slave.

Serial Peripheral Interface

10.3 Features

Features include:

- Full Duplex, Four-Wire Synchronous Transfers
- Master or Slave Operation
- Bus Frequency Divided by 2 (Maximum) Master Bit Frequency
- Bus Frequency (Maximum) Slave Bit Frequency
- Four Programmable Master Bit Rates
- Programmable Clock Polarity and Phase
- End of Transmission Interrupt Flag
- Write Collision Flag Protection
- Master-Master Mode Fault Protection Capability

10.4 SPI Signal Description

The four basic signals (MOSI, MISO, SCK, and SS) are described in the following paragraphs. Each signal function is described for both the master and slave modes.

NOTE:

Any SPI output line has to have its corresponding data direction register bit set. If this bit is clear, the line is disconnected from the SPI logic and becomes a general-purpose input line. When the SPI is enabled, any SPI input line is forced to act as an input regardless of what is in the corresponding data direction register bit.




Figure 10-1. Data Clock Timing Diagram

10.4.1 Master In Slave Out (MISO)

The MISO line is configured as an input in a master device and as an output in a slave device. It is one of the two lines that transfer serial data in one direction, with the most significant bit sent first. The MISO line of a slave device is placed in the high-impedance state if the slave is not selected.

10.4.2 Master Out Slave In (MOSI)

The MOSI line is configured as an output in a master device and as an input in a slave device. It is one of the two lines that transfer serial data in one direction with the most significant bit sent first.

Serial Peripheral Interface

10.4.3 Serial Clock (SCK)

The master clock is used to synchronize data movement both in and out of the device through its MOSI and MISO lines. The master and slave devices are capable of exchanging a byte of information during a sequence of eight clock cycles. Since SCK is generated by the master device, this line becomes an input on a slave device.

As shown in **Figure 10-1**, four possible timing relationships may be chosen by using control bits CPOL and CPHA in the serial peripheral control register (SPCR). Both master and slave devices must operate with the same timing. The master device always places data on the MOSI line a half cycle before the clock edge (SCK), in order for the slave device to latch the data.

Two bits (SPR0 and SPR1) in the SPCR of the master device select the clock rate. In a slave device, SPR0 and SPR1 have no effect on the operation of the SPI.

10.4.4 Slave Select (SS)

The slave select (\overline{SS}) input line is used to select a slave device. It has to be low prior to data transactions and must stay low for the duration of the transaction. The \overline{SS} line on the master must be tied high. In master mode, if the \overline{SS} pin is pulled low during a transmission, a mode fault error flag (MODF) is set in the SPSR. In master mode the \overline{SS} pin can be selected to be a general-purpose output by writing a one in bit 5 of the port D data direction register, thus disabling the mode fault circuit.

When CPHA = 0, the shift clock is the OR of \overline{SS} with SCK. In this clock phase mode, \overline{SS} must go high between successive characters in an SPI message. When CPHA = 1, \overline{SS} may be left low for several SPI characters. In cases where there is only one SPI slave MCU, its \overline{SS} line could be tied to V_{SS} as long as CPHA = 1 clock modes are used.

10.5 Functional Description

Figure 10-2 shows a block diagram of the serial peripheral interface circuitry. When a master device transmits data to a slave via the MOSI line, the slave device responds by sending data to the master device via the master's MISO line. This implies full duplex transmission with both data out and data in synchronized with the same clock signal. Thus, the byte transmitted is replaced by the byte received and eliminates the need for separate transmit-empty and receive-full status bits. A single status bit (SPIF) is used to signify that the I/O operation has been completed.




Figure 10-2. Serial Peripheral Interface Block Diagram

Serial Peripheral Interface

The SPI is double buffered on read, but not on write. If a write is performed during data transfer, the transfer occurs uninterrupted, and the write will be unsuccessful. This condition will cause the write collision (WCOL) status bit in the SPSR to be set. After a data byte is shifted, the SPIF flag of the SPSR is set.

In the master mode, the SCK pin is an output. It idles high or low, depending on the CPOL bit in the SPCR, until data is written to the shift register, at which point eight clocks are generated to shift the eight bits of data and then SCK goes idle again.

In a slave mode, the slave select start logic receives a logic low at the \overline{SS} pin and a clock at the SCK pin. Thus, the slave is synchronized with the master. Data from the master is received serially at the MOSI line and loads the 8-bit shift register. After the 8-bit shift register is loaded, its data is parallel transferred to the read buffer. During a write cycle, data is written into the shift register, then the slave waits for a clock train from the master to shift the data out on the slave's MISO line.

Figure 10-3 illustrates the MOSI, MISO, SCK, and SS master-slave interconnections.




Figure 10-3. Serial Peripheral Interface Master-Slave Interconnection

10.6 SPI Registers

Three registers in the SPI provide control, status, and data storage functions. These registers are called the serial peripheral control register (SPCR), serial peripheral status register (SPSR), and serial peripheral data I/O register (SPDR) and are described in the following paragraphs.

10.6.1 Serial Peripheral Control Register (SPCR)

The SPI control register, shown in **Figure 10-4**, controls these functions:

- Enables SPI interrupts
- Enables the SPI system
- Selects between standard CMOS or open drain outputs for port D
- Selects between master mode and slave mode
- Controls the clock/data relationship between master and slave
- Determines the idle level of the clock pin




Figure 10-4. SPI Control Register (SPCR)

SPIE — Serial Peripheral Interrupt Enable

This read/write bit enables SPI interrupts. Reset clears the SPIE bit.

- 1 = SPI interrupts enabled
- 0 = SPI interrupts disabled

SPE — Serial Peripheral System Enable

This read/write bit enables the SPI. Reset clears the SPE bit.

- 1 = SPI system enabled
- 0 = SPI system disabled

Serial Peripheral Interface

DWOM — Port D Wire-OR Mode Option

This read/write bit disables the high side driver transistors on port D outputs so that port D outputs become open-drain drivers. DWOM affects all seven port D pins together.

- 1 = Port D outputs act as open-drain outputs.
- 0 = Port D outputs are normal CMOS outputs.

MSTR — Master Mode Select

This read/write bit selects master mode operation or slave mode operation. Reset clears the MSTR bit.

- 1 = Master mode
- 0 = Slave mode

CPOL — Clock Polarity

When the clock polarity bit is cleared and data is not being transferred, a steady state low value is produced at the SCK pin of the master device. Conversely, if this bit is set, the SCK pin will idle high. This bit is also used in conjunction with the clock phase control bit to produce the desired clock-data relationship between master and slave. See **Figure 10-1**.

CPHA — Clock Phase

The clock phase bit, in conjunction with the CPOL bit, controls the clock-data relationship between master and slave. The CPOL bit can be thought of as simply inserting an inverter in series with the SCK line. The CPHA bit selects one of two fundamentally different clocking protocols. When CPHA = 0, the shift clock is the OR of SCK with \overline{SS} . As soon as \overline{SS} goes low, the transaction begins and the first edge on SCK invokes the first data sample. When CPHA=1, the \overline{SS} pin may be thought of as a simple output enable control. See **Figure 10-1**.

SPR1 and SPR0 — SPI Clock Rate Selects

These read/write bits select one of four master mode serial clock rates, as shown in **Table 10-1**. They have no effect in the slave mode.

Table 10-1. SPI Clock Rate Selection

SPR[1:0]	SPI Clock Rate	
00	Internal Clock ÷ 2	
01	Internal Clock ÷ 4	
10	Internal Clock ÷ 16	
11	Internal Clock ÷ 32	

10.6.2 Serial Peripheral Status Register (SPSR)

The SPI status register, shown in **Figure 10-5**, contains flags to signal the following conditions:

- SPI transmission complete
- Write collision
- Mode fault




Figure 10-5. SPI Status Register

SPIF — SPI Transfer Complete Flag

The serial peripheral data transfer flag bit is set upon completion of data transfer between the processor and external device. If SPIF goes high, and if SPIE is set, a serial peripheral interrupt is generated. Clearing the SPIF bit is accomplished by reading the SPSR (with SPIF set) followed by an access of the SPDR. Following the initial transfer, unless SPSR is read (with SPIF set) first, attempts to write to SPDR are inhibited.

Serial Peripheral Interface

WCOL — Write Collision

The write collision bit is set when an attempt is made to write to the serial peripheral data register while data transfer is taking place. If CPHA is zero, a transfer is said to begin when \overline{SS} goes low and the transfer ends when \overline{SS} goes high after eight clock cycles on SCK. When CPHA is one, a transfer is said to begin the first time SCK becomes active while \overline{SS} is low and the transfer ends when the SPIF flag gets set. Clearing the WCOL bit is accomplished by reading the SPSR (with WCOL set) followed by an access to SPDR.

MODF — Mode Fault

The mode fault flag indicates that there may have been a multi-master conflict for system control and allows a proper exit from system operation to a reset or default system state. The MODF bit is normally clear, and is set only when the master device has its \overline{SS} pin pulled low. Setting the MODF bit affects the internal serial peripheral interface system in the following ways.

- 1. An SPI interrupt is generated if SPIE = 1.
- 2. The SPE bit is cleared. This disables the SPI.
- 3. The MSTR bit is cleared, thus forcing the device into the slave mode.

Clearing the MODF bit is accomplished by reading the SPSR (with MODF set), followed by a write to the SPCR. Control bits SPE and MSTR may be restored by user software to their original state during this clearing sequence or after the MODF bit has been cleared. It is also necessary to restore DDRD after a mode fault.

Bits 5 and 3–0 — Not Implemented

These bits always read zero.

10.6.3 Serial Peripheral Data I/O Register (SPDR)

The serial peripheral data I/O register, shown in **Figure 10-6**, is used to transmit and receive data on the serial bus. Only a write to this register will initiate transmission/reception of another byte and this will only occur in the master device. At the completion of transmitting a byte of data, the SPIF status bit is set in both the master and slave devices.

When the user reads the serial peripheral data I/O register, a buffer is actually being read. The first SPIF must be cleared by the time a second transfer of the data from the shift register to the read buffer is initiated or an overrun condition will exist. In cases of overrun, the byte which causes the overrun is lost.

A write to the serial peripheral data I/O register is not buffered and places data directly into the shift register for transmission.




Figure 10-6. PI Data Register (SPDR)



Section 11. Instruction Set

11.1 Contents

11.2	Introduction
11.3	Addressing Modes
11.3.1	Inherent103
11.3.2	Immediate
11.3.3	Direct103
11.3.4	Extended
11.3.5	Indexed, No Offset104
11.3.6	Indexed, 8-Bit Offset
11.3.7	Indexed,16-Bit Offset
11.3.8	Relative
11.4	Instruction Types
11.4.1	Register/Memory Instructions
11.4.2	Read-Modify-Write Instructions107
11.4.3	Jump/Branch Instructions
11.4.4	Bit Manipulation Instructions
11.4.5	Control Instructions
11.5	Instruction Set Summary

11.2 Introduction

The MCU instruction set has 62 instructions and uses eight addressing modes. The instructions include all those of the M146805 CMOS Family plus one more: the unsigned multiply (MUL) instruction. The MUL instruction allows unsigned multiplication of the contents of the accumulator (A) and the index register (X). The high-order product is stored in the index register, and the low-order product is stored in the accumulator.

11.3 Addressing Modes

The CPU uses eight addressing modes for flexibility in accessing data. The addressing modes provide eight different ways for the CPU to find the data required to execute an instruction. The eight addressing modes are:

- Inherent
- Immediate
- Direct
- Extended
- Indexed, no offset
- Indexed, 8-bit offset
- Indexed, 16-bit offset
- Relative

11.3.1 Inherent

Inherent instructions are those that have no operand, such as return from interrupt (RTI) and stop (STOP). Some of the inherent instructions act on data in the CPU registers, such as set carry flag (SEC) and increment accumulator (INCA). Inherent instructions require no operand address and are one byte long.

11.3.2 Immediate

Immediate instructions are those that contain a value to be used in an operation with the value in the accumulator or index register. Immediate instructions require no operand address and are two bytes long. The opcode is the first byte, and the immediate data value is the second byte.

11.3.3 Direct

Direct instructions can access any of the first 256 memory locations with two bytes. The first byte is the opcode, and the second is the low byte of the operand address. In direct addressing, the CPU automatically uses \$00 as the high byte of the operand address.

11.3.4 Extended

Extended instructions use three bytes and can access any address in memory. The first byte is the opcode; the second and third bytes are the high and low bytes of the operand address.

When using the Motorola assembler, the programmer does not need to specify whether an instruction is direct or extended. The assembler automatically selects the shortest form of the instruction.

11.3.5 Indexed, No Offset

Indexed instructions with no offset are 1-byte instructions that can access data with variable addresses within the first 256 memory locations. The index register contains the low byte of the effective address of the operand. The CPU automatically uses \$00 as the high byte, so these instructions can address locations \$0000–\$00FF.

Indexed, no offset instructions are often used to move a pointer through a table or to hold the address of a frequently used RAM or I/O location.

11.3.6 Indexed, 8-Bit Offset

Indexed, 8-bit offset instructions are 2-byte instructions that can access data with variable addresses within the first 511 memory locations. The CPU adds the unsigned byte in the index register to the unsigned byte following the opcode. The sum is the effective address of the operand. These instructions can access locations \$0000–\$01FE.

Indexed 8-bit offset instructions are useful for selecting the kth element in an n-element table. The table can begin anywhere within the first 256 memory locations and could extend as far as location 510 (\$01FE). The k value is typically in the index register, and the address of the beginning of the table is in the byte following the opcode.

11.3.7 Indexed, 16-Bit Offset

Indexed, 16-bit offset instructions are 3-byte instructions that can access data with variable addresses at any location in memory. The CPU adds the unsigned byte in the index register to the two unsigned bytes following the opcode. The sum is the effective address of the operand. The first byte after the opcode is the high byte of the 16-bit offset; the second byte is the low byte of the offset.

Indexed, 16-bit offset instructions are useful for selecting the kth element in an n-element table anywhere in memory.

As with direct and extended addressing, the Motorola assembler determines the shortest form of indexed addressing.

11.3.8 Relative

Relative addressing is only for branch instructions. If the branch condition is true, the CPU finds the effective branch destination by adding the signed byte following the opcode to the contents of the program counter. If the branch condition is not true, the CPU goes to the next instruction. The offset is a signed, two's complement byte that gives a branching range of –128 to +127 bytes from the address of the next location after the branch instruction.

When using the Motorola assembler, the programmer does not need to calculate the offset, because the assembler determines the proper offset and verifies that it is within the span of the branch.

11.4 Instruction Types

The MCU instructions fall into the following five categories:

- Register/Memory Instructions
- Read-Modify-Write Instructions
- Jump/Branch Instructions
- Bit Manipulation Instructions
- Control Instructions

11.4.1 Register/Memory Instructions

These instructions operate on CPU registers and memory locations. Most of them use two operands. One operand is in either the accumulator or the index register. The CPU finds the other operand in memory.

Table 11-1. Register/Memory Instructions

Instruction	Mnemonic
Add Memory Byte and Carry Bit to Accumulator	ADC
Add Memory Byte to Accumulator	ADD
AND Memory Byte with Accumulator	AND
Bit Test Accumulator	BIT
Compare Accumulator	CMP
Compare Index Register with Memory Byte	CPX
EXCLUSIVE OR Accumulator with Memory Byte	EOR
Load Accumulator with Memory Byte	LDA
Load Index Register with Memory Byte	LDX
Multiply	MUL
OR Accumulator with Memory Byte	ORA
Subtract Memory Byte and Carry Bit from Accumulator	SBC
Store Accumulator in Memory	STA
Store Index Register in Memory	STX
Subtract Memory Byte from Accumulator	SUB

11.4.2 Read-Modify-Write Instructions

These instructions read a memory location or a register, modify its contents, and write the modified value back to the memory location or to the register.

NOTE: Do not use read-modify-write operations on write-only registers.

Table 11-2. Read-Modify-Write Instructions

Instruction	Mnemonic
Arithmetic Shift Left (Same as LSL)	ASL
Arithmetic Shift Right	ASR
Bit Clear	BCLR ⁽¹⁾
Bit Set	BSET ⁽¹⁾
Clear Register	CLR
Complement (One's Complement)	СОМ
Decrement	DEC
Increment	INC
Logical Shift Left (Same as ASL)	LSL
Logical Shift Right	LSR
Negate (Two's Complement)	NEG
Rotate Left through Carry Bit	ROL
Rotate Right through Carry Bit	ROR
Test for Negative or Zero	TST ⁽²⁾

^{1.} Unlike other read-modify-write instructions, BCLR and BSET use only direct addressing.

^{2.} TST is an exception to the read-modify-write sequence because it does not write a replacement value.

11.4.3 Jump/Branch Instructions

Jump instructions allow the CPU to interrupt the normal sequence of the program counter. The unconditional jump instruction (JMP) and the jump-to-subroutine instruction (JSR) have no register operand. Branch instructions allow the CPU to interrupt the normal sequence of the program counter when a test condition is met. If the test condition is not met, the branch is not performed.

The BRCLR and BRSET instructions cause a branch based on the state of any readable bit in the first 256 memory locations. These 3-byte instructions use a combination of direct addressing and relative addressing. The direct address of the byte to be tested is in the byte following the opcode. The third byte is the signed offset byte. The CPU finds the effective branch destination by adding the third byte to the program counter if the specified bit tests true. The bit to be tested and its condition (set or clear) is part of the opcode. The span of branching is from –128 to +127 from the address of the next location after the branch instruction. The CPU also transfers the tested bit to the carry/borrow bit of the condition code register.

Table 11-3. Jump and Branch Instructions

Instruction	Mnemonic
Branch if Carry Bit Clear	BCC
Branch if Carry Bit Set	BCS
Branch if Equal	BEQ
Branch if Half-Carry Bit Clear	BHCC
Branch if Half-Carry Bit Set	BHCS
Branch if Higher	BHI
Branch if Higher or Same	BHS
Branch if IRQ Pin High	BIH
Branch if IRQ Pin Low	BIL
Branch if Lower	BLO
Branch if Lower or Same	BLS
Branch if Interrupt Mask Clear	ВМС
Branch if Minus	ВМІ
Branch if Interrupt Mask Set	BMS
Branch if Not Equal	BNE
Branch if Plus	BPL
Branch Always	BRA
Branch if Bit Clear	BRCLR
Branch Never	BRN
Branch if Bit Set	BRSET
Branch to Subroutine	BSR
Unconditional Jump	JMP
Jump to Subroutine	JSR

11.4.4 Bit Manipulation Instructions

The CPU can set or clear any writable bit in the first 256 bytes of memory, which includes I/O registers and on-chip RAM locations. The CPU can also test and branch based on the state of any bit in any of the first 256 memory locations.

Table 11-4. Bit Manipulation Instructions

Instruction	Mnemonic
Bit Clear	BCLR
Branch if Bit Clear	BRCLR
Branch if Bit Set	BRSET
Bit Set	BSET

11.4.5 Control Instructions

These instructions act on CPU registers and control CPU operation during program execution.

Table 11-5. Control Instructions

Instruction	Mnemonic
Clear Carry Bit	CLC
Clear Interrupt Mask	CLI
No Operation	NOP
Reset Stack Pointer	RSP
Return from Interrupt	RTI
Return from Subroutine	RTS
Set Carry Bit	SEC
Set Interrupt Mask	SEI
Stop Oscillator and Enable IRQ Pin	STOP
Software Interrupt	SWI
Transfer Accumulator to Index Register	TAX
Transfer Index Register to Accumulator	TXA
Stop CPU Clock and Enable Interrupts	WAIT

11.5 Instruction Set Summary

Table 11-6. Instruction Set Summary

Source	Operation	Description	ı		ect		n	Address Mode	Opcode	Operand	Cycles
Form	operano	2000 p 0	Н	I	N	z	С	Add	o	Ope	ػٙ
ADC #opr ADC opr ADC opr ADC opr,X ADC opr,X ADC ,X	Add with Carry	$A \leftarrow (A) + (M) + (C)$	\$ *	4 —	\$	〈 ‡:	× ‡×	IMM DIR EXT IX2 IX1 IX	A9 B9 C9 D9 E9	ii dd hh II ee ff ff	2 3 4 5 4 3
ADD #opr ADD opr ADD opr,X ADD opr,X ADD ,X	Add without Carry	$A \leftarrow (A) + (M)$	‡×	4 —	\$>	\$	‡	IMM DIR EXT IX2 IX1 IX	AB BB CB DB EB FB	ii dd hh II ee ff ff	2 3 4 5 4 3
AND #opr AND opr AND opr AND opr,X AND opr,X AND ,X	Logical AND	$A \leftarrow (A) \wedge (M)$	_		\$	〈 ↓	_	IMM DIR EXT IX2 IX1 IX	A4 B4 C4 D4 E4 F4	ii dd hh II ee ff ff	2 3 4 5 4 3
ASL opr ASLA ASLX ASL opr,X ASL ,X	Arithmetic Shift Left (Same as LSL)	© ←	_		\$	4 \$	1	DIR INH INH IX1 IX	38 48 58 68 78	dd ff	5 3 3 6 5
ASR opr ASRA ASRX ASR opr,X ASR ,X	Arithmetic Shift Right	b7 b0	_		\$>	\$	‡	DIR INH INH IX1 IX	37 47 57 67 77	dd ff	5 3 6 5
BCC rel	Branch if Carry Bit Clear	$PC \leftarrow (PC) + 2 + rel? C = 0$	_	_	_	-	-	REL	24	rr	3
BCLR n opr	Clear Bit n	Mn ← 0	_				_	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	17 19 1B 1D	dd dd dd dd dd dd dd dd	5 5 5 5 5 5 5 5
BCS rel	Branch if Carry Bit Set (Same as BLO)	PC ← (PC) + 2 + <i>rel</i> ? C = 1		Ŀ		_	Ŀ	REL	25	rr	3
BEQ rel	Branch if Equal	PC ← (PC) + 2 + <i>rel</i> ? Z = 1	_	_		-	_	REL	27	rr	3
BHCC rel	Branch if Half-Carry Bit Clear	$PC \leftarrow (PC) + 2 + rel ? H = 0$				E	E	REL	28	rr	3
BHCS rel	Branch if Half-Carry Bit Set	$PC \leftarrow (PC) + 2 + rel? H = 1$			<u> -</u>	E	1	REL	29	rr	3
BHI rel	Branch if Higher	$PC \leftarrow (PC) + 2 + rel? C \lor Z = 0$	_	_	1-	-	1	REL	22	rr	3
BHS rel	Branch if Higher or Same	$PC \leftarrow (PC) + 2 + rel? C = 0$	-	_		-	1	REL	24	rr	3

General Release Specification

MC68HC05C9A — Rev. 3.0

Table 11-6. Instruction Set Summary (Continued)

Source	Operation	Description	I	Eff	ect		n	Address Mode	Opcode	Operand	Cycles
Form	operane.	2000	Н	ı	N	Z	С	Add	o	Ope	ؽ
BIH rel	Branch if IRQ Pin High	PC ← (PC) + 2 + rel ? IRQ = 1	_	_	_	-	_	REL	2F	rr	3
BIL rel	Branch if IRQ Pin Low	$PC \leftarrow (PC) + 2 + rel ? IRQ = 0$	-	_	_	-	_	REL	2E	rr	3
BIT #opr BIT opr BIT opr,X BIT opr,X BIT ,X	Bit Test Accumulator with Memory Byte	(A) ∧ (M)	_		\$	< ↓	_	IMM DIR EXT IX2 IX1 IX	A5 B5 C5 D5 E5 F5	ii dd hh II ee ff ff	
BLO rel	Branch if Lower (Same as BCS)	PC ← (PC) + 2 + rel ? C = 1	_	_	_	_	_	REL	25	rr	3
BLS rel	Branch if Lower or Same	$PC \leftarrow (PC) + 2 + rel? C \lor Z = 1$	_	_	_	_	_	REL	23	rr	3
BMC rel	Branch if Interrupt Mask Clear	$PC \leftarrow (PC) + 2 + rel? I = 0$	_	_	_	<u> </u>	_	REL	2C	rr	3
BMI rel	Branch if Minus	PC ← (PC) + 2 + rel? N = 1	-	_	_	-	-	REL	2B	rr	3
BMS rel	Branch if Interrupt Mask Set	PC ← (PC) + 2 + rel? I = 1	_	_	_	-	_	REL	2D	rr	3
BNE rel	Branch if Not Equal	$PC \leftarrow (PC) + 2 + rel? Z = 0$	_	_	_	-	_	REL	26	rr	3
BPL rel	Branch if Plus	$PC \leftarrow (PC) + 2 + rel? N = 0$	-	_	_	-	_	REL	2A	rr	3
BRA rel	Branch Always	PC ← (PC) + 2 + rel? 1 = 1	_	_	_	_	_	REL	20	rr	3
BRCLR n opr rel	Branch if Bit n Clear	PC ← (PC) + 2 + <i>rel</i> ? Mn = 0	_				‡ ×	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)		dd rr dd rr dd rr dd rr dd rr	5 5 5 5 5 5
BRN rel	Branch Never	PC ← (PC) + 2 + rel? 1 = 0	-	_	_	-	_	REL	21	rr	3
BRSET n opr rel	Branch if Bit n Set	PC ← (PC) + 2 + <i>rel</i> ? Mn = 1	_				*	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	04 06 08 0A 0C	dd rr dd rr dd rr dd rr dd rr dd rr	5 5 5 5 5 5
BSET n opr	Set Bit n	Mn ← 1	_				_	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	12 14 16 18 1A	dd dd dd dd dd dd dd dd	5 5 5 5 5 5 5 5 5
BSR rel	Branch to Subroutine	$ \begin{array}{c} PC \leftarrow (PC) + 2; push (PCL) \\ SP \leftarrow (SP) - 1; push (PCH) \\ SP \leftarrow (SP) - 1 \\ PC \leftarrow (PC) + \mathit{rel} \end{array} $	_	_	_	_	_	REL	AD	rr	6
CLC	Clear Carry Bit	C ← 0		_	-	-	0	INH	98		2
CLI	Clear Interrupt Mask	I ← 0	_	0	_	_	_	INH	9A		2

MC68HC05C9A — Rev. 3.0

Table 11-6. Instruction Set Summary (Continued)

Source	Operation	Description		Eff	ect CC		n	Address Mode	Opcode	Operand	Cycles
Form	opolanion.	2000.	Н	I	N	z	С	Add	o	Ope	င်
CLR opr CLRA CLRX CLR opr,X CLR ,X	Clear Byte	M ← \$00 A ← \$00 X ← \$00 M ← \$00 M ← \$00	_	_	0	1	_	DIR INH INH IX1 IX	3F 4F 5F 6F 7F	dd ff	5 3 3 6 5
CMP #opr CMP opr CMP opr CMP opr,X CMP opr,X CMP ,X	Compare Accumulator with Memory Byte	(A) – (M)	_	_	\$>	\$ \$	‡	IMM DIR EXT IX2 IX1 IX	A1 B1 C1 D1 E1	ii dd hh II ee ff ff	1 1
COM opr COMA COMX COM opr,X COM ,X	Complement Byte (One's Complement)	$\begin{aligned} M &\leftarrow (\overline{M}) = \$FF - (M) \\ A &\leftarrow (\overline{A}) = \$FF - (A) \\ X &\leftarrow (\overline{X}) = \$FF - (X) \\ M &\leftarrow (\overline{M}) = \$FF - (M) \\ M &\leftarrow (\overline{M}) = \$FF - (M) \end{aligned}$	_	_	\$>	¢ ‡>	1	DIR INH INH IX1 IX	33 43 53 63 73	dd ff	5 3 3 6 5
CPX #opr CPX opr CPX opr CPX opr,X CPX opr,X CPX ,X	Compare Index Register with Memory Byte	(X) – (M)	_	_	\$>	*	*	IMM DIR EXT IX2 IX1 IX	A3 B3 C3 D3 E3 F3	ii dd hh II ee ff ff	2 3 4 5 4 3
DEC opr DECA DECX DEC opr,X DEC ,X	Decrement Byte	$M \leftarrow (M) - 1$ $A \leftarrow (A) - 1$ $X \leftarrow (X) - 1$ $M \leftarrow (M) - 1$ $M \leftarrow (M) - 1$	_	_	\$>	¢ ‡>	4 —	DIR INH INH IX1 IX	3A 4A 5A 6A 7A	dd ff	5 3 3 6 5
EOR #opr EOR opr EOR opr EOR opr,X EOR opr,X EOR ,X	EXCLUSIVE OR Accumulator with Memory Byte	$A \leftarrow (A) \oplus (M)$	_	_	\$>	\$ \$	_	IMM DIR EXT IX2 IX1 IX	A8 B8 C8 D8 E8 F8	ii dd hh II ee ff ff	2 3 4 5 4 3
INC opr INCA INCX INC opr,X INC ,X	Increment Byte	$M \leftarrow (M) + 1$ $A \leftarrow (A) + 1$ $X \leftarrow (X) + 1$ $M \leftarrow (M) + 1$ $M \leftarrow (M) + 1$	_	_	\$>	¢ ‡>	4 —	DIR INH INH IX1 IX	3C 4C 5C 6C 7C	dd ff	5 3 3 6 5
JMP opr JMP opr JMP opr,X JMP opr,X JMP ,X	Unconditional Jump	PC ← Jump Address		_			_	DIR EXT IX2 IX1 IX	BC CC DC EC FC		

General Release Specification

MC68HC05C9A — Rev. 3.0

Table 11-6. Instruction Set Summary (Continued)

Source	Operation	Description		Eff (ec		n	Address Mode	Opcode	Operand	Cycles
Form			Н	I	N	Z	С	Ado	ď	Ope	ပ်
JSR opr JSR opr JSR opr,X JSR opr,X JSR ,X	Jump to Subroutine	$\begin{array}{c} PC \leftarrow (PC) + n \; (n = 1, 2, or \; 3) \\ Push \; (PCL); \; SP \leftarrow (SP) - 1 \\ Push \; (PCH); \; SP \leftarrow (SP) - 1 \\ PC \leftarrow Effective \; Address \end{array}$	_	_			_	DIR EXT IX2 IX1 IX	BD CD DD ED FD	dd hh II ee ff ff	5 6 7 6 5
LDA #opr LDA opr LDA opr,X LDA opr,X LDA ,X	Load Accumulator with Memory Byte	A ← (M)	_	_	\$	x 1		IMM DIR EXT IX2 IX1 IX	A6 B6 C6 D6 E6 F6	ii dd hh II ee ff ff	2 3 4 5 4 3
LDX #opr LDX opr LDX opr LDX opr,X LDX opr,X LDX ,X	Load Index Register with Memory Byte	X ← (M)	_	_	\$	< \$	_	IMM DIR EXT IX2 IX1 IX	AE BE CE DE EE FE	ii dd hh II ee ff ff	2 3 4 5 4 3
LSL opr LSLA LSLX LSL opr,X LSL ,X	Logical Shift Left (Same as ASL)	© 0 b7 b0	_	_	\$	x 1	‡	DIR INH INH IX1 IX	38 48 58 68 78	dd ff	5 3 3 6 5
LSR opr LSRA LSRX LSR opr,X LSR ,X	Logical Shift Right	0 - C b7 b0	_	_	0	‡	‡	DIR INH INH IX1 IX	34 44 54 64 74	dd ff	5 3 3 6 5
MUL	Unsigned Multiply	$X : A \leftarrow (X) \times (A)$	0	_	_	-	0	INH	42		11
NEG opr NEGA NEGX NEG opr,X NEG ,X	Negate Byte (Two's Complement)	$\begin{aligned} M &\leftarrow -(M) = \$00 - (M) \\ A &\leftarrow -(A) = \$00 - (A) \\ X &\leftarrow -(X) = \$00 - (X) \\ M &\leftarrow -(M) = \$00 - (M) \\ M &\leftarrow -(M) = \$00 - (M) \end{aligned}$	_	_	‡	4 1	‡	DIR INH INH IX1 IX	30 40 50 60 70	dd ff	5 3 3 6 5
NOP	No Operation				_	-		INH	9D		2
ORA #opr ORA opr ORA opr, ORA opr,X ORA opr,X	Logical OR Accumulator with Memory	$A \leftarrow (A) \vee (M)$		_	\$	< 1	_	IMM DIR EXT IX2 IX1 IX	AA BA CA DA EA FA	ii dd hh II ee ff ff	2 3 4 5 4 3
ROL opr ROLA ROLX ROL opr,X ROL ,X	Rotate Byte Left through Carry Bit	b7 b0	_	_	\$	x 1	‡	DIR INH INH IX1 IX	39 49 59 69 79	dd ff	5 3 3 6 5

Table 11-6. Instruction Set Summary (Continued)

Source	Operation	Description	ı	Eff	ect		n	Address Mode	Opcode	Operand	Cycles
Form	Operation	Description	Н	ı	N	z	С	Add	Opc	Ope	Š
ROR <i>opr</i> RORA RORX ROR <i>opr</i> ,X ROR ,X	Rotate Byte Right through Carry Bit	b7 b0	_	_	‡×	‡	‡	DIR INH INH IX1 IX	36 46 56 66 76	dd ff	5 3 3 6 5
RSP	Reset Stack Pointer	SP ← \$00FF	_	_	_	_	-	INH	9C		2
RTI	Return from Interrupt	$\begin{split} \text{SP} \leftarrow & (\text{SP}) + 1; \text{Pull (CCR)} \\ \text{SP} \leftarrow & (\text{SP}) + 1; \text{Pull (A)} \\ \text{SP} \leftarrow & (\text{SP}) + 1; \text{Pull (X)} \\ \text{SP} \leftarrow & (\text{SP}) + 1; \text{Pull (PCH)} \\ \text{SP} \leftarrow & (\text{SP}) + 1; \text{Pull (PCL)} \end{split}$	‡×	\$ \$	‡	‡	‡	INH	80		9
RTS	Return from Subroutine	$SP \leftarrow (SP) + 1$; Pull (PCH) $SP \leftarrow (SP) + 1$; Pull (PCL)	_	_	_	_	-	INH	81		6
SBC #opr SBC opr SBC opr,X SBC opr,X SBC opr,X SBC ,X	Subtract Memory Byte and Carry Bit from Accumulator	$A \leftarrow (A) - (M) - (C)$	_	_	*	‡	‡	IMM DIR EXT IX2 IX1 IX	A2 B2 C2 D2 E2 F2	ii dd hh II ee ff ff	2 3 4 5 4 3
SEC	Set Carry Bit	C ← 1	_	_	_	_	1	INH	99		2
SEI	Set Interrupt Mask	I ← 1	_	1	_	_	-	INH	9B		2
STA opr STA opr STA opr,X STA opr,X STA ,X	Store Accumulator in Memory	M ← (A)	_	_	‡×	‡	_	DIR EXT IX2 IX1 IX	B7 C7 D7 E7 F7	dd hh II ee ff ff	4 5 6 5 4
STOP	Stop Oscillator and Enable IRQ Pin		_	0	_	_	-	INH	8E		2
STX opr STX opr STX opr,X STX opr,X STX ,X	Store Index Register In Memory	$M \leftarrow (X)$	_	_	‡×	‡	_	DIR EXT IX2 IX1 IX	BF CF DF EF FF	dd hh II ee ff ff	4 5 6 5 4
SUB #opr SUB opr SUB opr SUB opr,X SUB opr,X SUB,X	Subtract Memory Byte from Accumulator	$A \leftarrow (A) - (M)$			‡	‡	‡	IMM DIR EXT IX2 IX1 IX	A0 B0 C0 D0 E0 F0	ii dd hh II ee ff ff	2 3 4 5 4 3
SWI	Software Interrupt	$\begin{array}{c} PC \leftarrow (PC) + 1; \ Push \ (PCL) \\ SP \leftarrow (SP) - 1; \ Push \ (PCH) \\ SP \leftarrow (SP) - 1; \ Push \ (X) \\ SP \leftarrow (SP) - 1; \ Push \ (A) \\ SP \leftarrow (SP) - 1; \ Push \ (CCR) \\ SP \leftarrow (SP) - 1; \ I \leftarrow 1 \\ PCH \leftarrow Interrupt \ Vector \ High \ Byte \\ PCL \leftarrow Interrupt \ Vector \ Low \ Byte \\ \end{array}$		1				INH	83		10
TAX	Transfer Accumulator to Index Register	X ← (A)	_	_	_		_	INH	97		2

General Release Specification

MC68HC05C9A — Rev. 3.0

Table 11-6. Instruction Set Summary (Continued)

Source	Operation	Description	ı		ec CC		n	dress ode	Opcode	Operand	Cycles
Form	·	·	Н	ı	N	Z	С	Addr	o	Ope	ပ်
TST opr TSTA TSTX TST opr,X TST ,X	Test Memory Byte for Negative or Zero	(M) - \$00	_		. 🗅	‡	_	DIR INH INH IX1 IX	3D 4D 5D 6D 7D	dd ff	4 3 3 5 4
TXA	Transfer Index Register to Accumulator	$A \leftarrow (X)$	_	_	-	_	_	INH	9F		2
WAIT	Stop CPU Clock and Enable Interrupts		-	0:	×-	-	_	INH	8F		2

Α	Accumulator	opr	Operand (one or two bytes)
С	Carry/borrow flag	PC	Program counter
CCR	Condition code register	PCH	Program counter high byte
dd	Direct address of operand	PCL	Program counter low byte
dd rr	Direct address of operand and relative offset of branch instruction	REL	Relative addressing mode
DIR	Direct addressing mode	rel	Relative program counter offset byte
ee ff	High and low bytes of offset in indexed, 16-bit offset addressing	rr	Relative program counter offset byte
EXT	Extended addressing mode	SP	Stack pointer
ff	Offset byte in indexed, 8-bit offset addressing	Χ	Index register
Н	Half-carry flag	Z	Zero flag
hh II	High and low bytes of operand address in extended addressing	#	Immediate value
1	Interrupt mask	^	Logical AND
ii	Immediate operand byte	V	Logical OR
IMM	Immediate addressing mode	\oplus	Logical EXCLUSIVE OR
INH	Inherent addressing mode	()	Contents of
IX	Indexed, no offset addressing mode	-()	Negation (two's complement)
IX1	Indexed, 8-bit offset addressing mode	\leftarrow	Loaded with
IX2	Indexed, 16-bit offset addressing mode	?	If
M	Memory location	:	Concatenated with
N	Negative flag	‡	Set or cleared
n	Any bit	_	Not affected

General Release Specification

MC68HC05C9A — Rev. 3.0

Table 11-7. Opcode Map

	Bit Mani	ipulation	Branch		Read	d-Modify-\	Vrite		Con	trol			Register	/Memory]
	DIR	DIR	REL	DIR	INH	INH	IX1	IX	INH	INH	IMM	DIR	EXT	IX2	IX1	IX	1
MSB LSB	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	MSB LSB
0	BRSET0 3 DIR	5 BSET0 2 DIR	3 BRA 2 REL	5 NEG 2 DIR	3 NEGA 1 INH	3 NEGX 1 INH	6 NEG 2 IX1	5 NEG 1 IX	9 RTI 1 INH		2 SUB 2 IMM	3 SUB 2 DIR	4 SUB 3 EXT	5 SUB 3 IX2	4 SUB 2 IX1	3 SUB 1 IX	0
1			3 BRN 2 REL						6 RTS 1 INH		2 CMP 2 IMM		4 CMP 3 EXT	5 CMP 3 IX2	4 CMP 2 IX1	3 CMP 1 IX	1
2	5 BRSET1 3 DIR	5 BSET1 2 DIR	3 BHI 2 REL		11 MUL 1 INH						2 SBC 2 IMM	3 SBC 2 DIR	4 SBC 3 EXT	5 SBC 3 IX2	SBC 2 IX1	3 SBC 1 IX	2
3				5 COM 2 DIR			6 COM 2 IX1	COM 1 IX	10 SWI 1 INH				4 CPX 3 EXT	5 CPX 3 IX2	CPX 2 IX1	3 CPX 1 IX	3
4				5 LSR 2 DIR	3 LSRA 1 INH	3 LSRX 1 INH	6 LSR 2 IX1	5 LSR 1 IX				3 AND 2 DIR	4 AND 3 EXT	5 AND 3 IX2	4 AND 2 IX1	3 AND 1 IX	4
5		5 BCLR2 2 DIR	BCS/BLO 2 REL										4 BIT 3 EXT	5 BIT 3 IX2	4 BIT 2 IX1	3 BIT 1 IX	5
6				5 ROR 2 DIR	3 RORA 1 INH		6 ROR 2 IX1	5 ROR 1 IX			2 LDA 2 IMM	3 LDA 2 DIR	4 LDA 3 EXT	5 LDA 3 IX2	4 LDA 2 IX1	3 LDA 1 IX	6
7				5 ASR 2 DIR	3 ASRA 1 INH		6 ASR 2 IX1	5 ASR 1 IX		2 TAX 1 INH			5 STA 3 EXT	6 STA 3 IX2	5 STA 2 IX1	4 STA 1 IX	7
8				2 DIR	1 INH	3 ASLX/LSLX 1 INH	6 ASL/LSL 2 IX1	5 ASL/LSL 1 IX					4 EOR 3 EXT		4 EOR 2 IX1	3 EOR 1 IX	8
9				5 ROL 2 DIR	3 ROLA 1 INH		6 ROL 2 IX1	5 ROL 1 IX					4 ADC 3 EXT	5 ADC 3 IX2	4 ADC 2 IX1	3 ADC 1 IX	9
Α				5 DEC 2 DIR	3 DECA 1 INH	3 DECX 1 INH	6 DEC 2 IX1	5 DEC 1 IX					4 ORA 3 EXT	5 ORA 3 IX2	4 ORA 2 IX1	3 ORA 1 IX	A
В	5 BRCLR5 3 DIR	5 BCLR5 2 DIR	3 BMI 2 REL							2 SEI 1 INH	2 ADD 2 IMM		4 ADD 3 EXT	5 ADD 3 IX2	4 ADD 2 IX1	3 ADD 1 IX	В
С				5 INC 2 DIR	3 INCA 1 INH		6 INC 2 IX1	5 INC 1 IX		2 RSP 1 INH			3 JMP 3 EXT	4 JMP 3 IX2	3 JMP 2 IX1	2 JMP 1 IX	С
D				4 TST 2 DIR	3 TSTA 1 INH	3 TSTX 1 INH	5 TST 2 IX1	4 TST 1 IX		2 NOP 1 INH	6 BSR 2 REL		6 JSR 3 EXT	7 JSR 3 IX2	6 JSR 2 IX1	5 JSR 1 IX	D
Е	5 BRSET7 3 DIR		3 BIL 2 REL						2 STOP 1 INH		2 LDX 2 IMM	3 LDX 2 DIR	4 LDX 3 EXT	5 LDX 3 IX2	4 LDX 2 IX1	3 LDX 1 IX	E
F	5 BRCLR7 3 DIR	5 BCLR7 2 DIR	3 BIH 2 REL	5 CLR 2 DIR	3 CLRA 1 INH	3 CLRX 1 INH	6 CLR 2 IX1	5 CLR 1 IX	2 WAIT 1 INH	2 TXA 1 INH		4 STX 2 DIR	5 STX 3 EXT	6 STX 3 IX2	5 STX 2 IX1	STX 1 IX	F
	INH = Inh	erent	REL =	Relative							MSB	0	MSB of 0	Opcode in	Hexadecin	nal	

INH = Inherent IMM = Immediate

IX = Indexed, No Offset

DIR = Direct EXT = Extended IX1 = Indexed, 8-Bit Offset IX2 = Indexed, 16-Bit Offset

LSB of Opcode in Hexadecimal

MSB of Opcode in Hexadecimal

Number of Cycles Opcode Mnemonic Number of Bytes/Addressing Mode

Section 12. Electrical Specifications

12.1 Contents

12.2	Maximum Ratings120
12.3	Operating Temperature12
12.4	Thermal Characteristics
12.5	Power Considerations122
12.6	DC Electrical Characteristics
12.7	Control Timing12
12.8	Serial Peripheral Interface Timing13

12.2 Maximum Ratings

Maximum ratings are the extreme limits to which the MCU can be exposed without permanently damaging it.

The MCU contains circuitry to protect the inputs against damage from high static voltages; however, do not apply voltages higher than those shown in the table below. Keep V_{IN} and V_{OUT} within the range $V_{SS} \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{DD}$. Connect unused inputs to the appropriate voltage level, either V_{SS} or V_{DD} .

Rating	Symbol	Value	Unit
Supply Voltage	V _{DD}	-0.3 to +7.0	V
Input Voltage Normal Operation Self-Check Mode (IRQ Pin Only)	V _{IN} V _{TST}	V_{SS} =0.3 to V_{DD} + 0.3 V_{SS} =0.3 to 2 x V_{DD} + 0.3	V
Current Drain Per Pin (Excluding V _{DD} and V _{SS})	I	25	mA
Storage Temperature Range	T _{STG}	-65 to +150	°C

NOTE:

This device is not guaranteed to operate properly at the maximum ratings. Refer to **12.6 DC Electrical Characteristics** for guaranteed operating conditions.

12.3 Operating Temperature

Characteristic	Symbol	Value	Unit
Operating Temperature Range MC68HC05C9AP, FN, B, FB MC68HC05C9ACP, CFN, CB, CFB	T _A	T _L to T _H 0 to +70 –40 to +85	°C

12.4 Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal Resistance Plastic Dual-In-Line (PDIP)	θ_{JA}	60	°C/W
Thermal Resistance Plastic Leaded Chip Carrier (PLCC)	θ_{JA}	70	°C/W
Thermal Resistance Quad Flat Pack (QFP)	θ_{JA}	95	°C/W
Thermal Resistance Plastic Shrink DIP (SDIP)	θ_{JA}	60	°C/W

12.5 Power Considerations

The average chip-junction temperature, T_J, in °C, can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA}) \tag{1}$$

where:

T_A = Ambient temperature, °C

 θ_{JA} = Package thermal resistance, junction to ambient, °C/W

 $P_D = P_{INT} + P_{I/O}$

 $P_{INT} = I_{DD} \times V_{DD}$ watts (chip internal power)

 $P_{1/O}$ = Power dissipation on input and output pins (user determined)

For most applications $P_{I/O}$ « P_{INT} and can be neglected.


The following is an approximate relationship between P_D and T_J (neglecting P_J):

$$P_D = K \div (T_1 + 273 \,^{\circ}C)$$
 (2)

Solving equations (1) and (2) for K gives:

$$K = P_D \times (T_A + 273 \, ^{\circ}C) + \theta_{JA} \times (P_D)^2$$
 (3)

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and P_D and be obtained by solving equations (1) and (2) iteratively for any value of P_D .



 $V_{DD} = 4.5 \text{ V}$

Pins	R1	R2	С
PA7-PA0	3.26 Ω	2.38 Ω	50 pF
PB7-PB0			
PC7-PC0			
PD5-PD0, PD7			

 $V_{DD} = 3.0 \text{ V}$

Pins	R1	R2	С
PA7-PA0	10.91 Ω	6.32 Ω	50 pF
PB7-PB0			
PC7-PC0			
PD5-PD0, PD7			

Figure 12-1. Test Load

12.6 DC Electrical Characteristics

Table 12-1. DC Electrical Characteristics $(V_{DD} = 5.0 \text{ Vdc})^{(1)}$

Characteristic ⁽²⁾	Symbol	Min	Тур	Max	Unit
Output Voltage $I_{LOAD} = 10.0 \ \mu A$ $I_{LOAD} = -10.0 \ \mu A$	V _{OL} V _{OH}	 V _{DD} -0.1		0.1 —	V
Output High Voltage (I _{LOAD} = -0.8 mA) PA7-PA0, PB7-PB0, PC6-PC0, TCMP, PD7, PD0 (I _{LOAD} = -1.6 mA) PD5-PD1 (I _{LOAD} = -5.0 mA) PC7	V _{OH}	V _{DD} -0.8 V _{DD} -0.8 V _{DD} -0.8	_ _ _	_ _ _	V
Output Low Voltage (I _{LOAD} = 1.6 mA) PA7–PA0, PB7–PB0, PC6–PC0, PD7, PD5–PD0, TCMP (I _{LOAD} = 10 mA) PC7	V _{OL}		_	0.4 0.4	V
Input High Voltage PA7–PA0, PB7–PB0, PC7–PC0, PD7, PD5–PD0, TCAP, ĪRQ, RESET, OSC1	V _{IH}	$0.7 \times V_{DD}$	_	V _{DD}	V
Input Low Voltage PA7–PA0, PB7–PB0, PC7–PC0, PD7, PD5–PD0, TCAP, IRQ, RESET, OSC1	V _{IL}	V _{SS}	_	$0.2 \times V_{DD}$	V
Supply Current (4.5–5.5 Vdc @ f _{OP} = 2.1 MHz) Run ⁽³⁾ Wait ⁽⁴⁾ Stop ⁽⁵⁾ 25 °C 0 to 70 °C -40 to 85 °C	I _{DD}	_ _ _ _	3.5 1.0 1.0 2.0 7.0	5.25 3.25 20.0 40.0 50.0	mA mA μA μA μA
I/O Ports Hi-Z Leakage Current PA7-PA0, PB7-PB0 (Without Pullup) PC7-PC0, PD7, PD5-PD0	l _{OZ}	_	1.0	10	μА
Input Current RESET, IRQ, OSC1, TCAP, PD7, PD5–PD0	I _{IN}	_	0.5	1	μА
Input Pullup Current ⁽⁶⁾ PB7–PB0 (With Pullup)	I _{IN}	5	_	60	μА
Capacitance Ports (as Input or Output) RESET, IRQ, OSC1, TCAP, PD7, PD5, PD0	C _{OUT} C _{IN}		_	12 8	pF

NOTES:

- V_{DD} = 5.0 Vdc ± 10%, V_{SS} = 0 Vdc, T_A = -40 to +85 °C, unless otherwise noted
 Typical values reflect measurements taken on average processed devices at the midpoint of voltage range, 25 °C only.
 Run (operating) I_{DD} measured using external square wave clock source; all I/O pins configured as inputs, port B = V_{DD}, all other inputs V_{IL} = 0.2 V, V_{IH} = V_{DD}-0.2 V; no DC loads; less than 50 pF on all outputs; C_L = 20 pF on OSC2
 Wait I_{DD} measured using external square wave clock source; all I/O pins configured as inputs, port B = V_{DD}, all other
- inputs $V_{IL} = 0.2 \text{ V}$, $V_{IH} = V_{DD}$ –0.2 V; no DC loads; less than 50 pF on all outputs; $C_L = 20 \text{ pF}$ on OSC2. Wait I_{DD} is affected linearly by the OSC2 capacitance.
- 5. Stop I_{DD} measured with OSC1 = 0.2 V; all I/O pins configured as inputs, port B = V_{DD} , all other inputs V_{IL} = 0.2 V, $V_{IH} = V_{DD} - 0.2 \text{ V}.$
- 6. Input pullup current measured with $V_{IL} = 0.2 \text{ V}$.

General Release Specification

MC68HC05C9A — Rev. 3.0

Table 12-2. DC Electrical Characteristics $(V_{DD} = 3.3 \text{ Vdc})^{(1)}$

Characteristic ⁽²⁾	Symbol	Min	Тур	Max	Unit
Output Voltage $I_{LOAD} = 10.0 \ \mu A$ $I_{LOAD} = -10.0 \ \mu A$	V _{OL} V _{OH}	 V _{DD} =0.1	_	0.1 —	V
Output High Voltage (I _{LOAD} = -0.2 mA) PA7-PA0, PB7-PB0, PC6-PC0, TCMP, PD7, PD0 (I _{LOAD} = -0.4 mA) PD5-PD1 (I _{LOAD} = -1.5 mA) PC7	V _{OH}	V _{DD} -0.3 V _{DD} -0.3 V _{DD} -0.3		_ _ _	V
Output Low Voltage (I _{LOAD} = 0.4mA) PA7–PA0, PB7–PB0, PC6–PC0, PD7, PD5–PD0, TCMP (I _{LOAD} = 6 mA) PC7	V _{OL}		_	0.3 0.3	V
Input High Voltage PA7-PA0, PB7-PB0, PC7-PC0, PD7, PD5-PD0, TCAP, IRQ, RESET, OSC1	V _{IH}	$0.7 \times V_{DD}$	_	V _{DD}	V
Input Low Voltage PA7-PA0, PB7-PB0, PC7-PC0, PD7, PD5-PD0, TCAP, IRQ, RESET, OSC1	V _{IL}	V _{SS}	_	$0.2 \times V_{DD}$	V
Supply Current (3.0–3.6 Vdc @ f _{OP} = 1.0MHz) Run ⁽³⁾ Wait ⁽⁴⁾ Stop ⁽⁵⁾ 25°C 0 to 70 °C -40 to 85 °C	I _{DD}	_ _ _ _	1.0 500 1.0 1.0 2.5	1.6 900 8 16 20	mA μA μA μA μA
I/O Ports Hi-Z Leakage Current PA7-PA0, PB7-PB0 (Without Pullup) PC7-PC0, PD7, PD5-PD0	I _{OZ}	_	1.0	10	μА
Input Current RESET, IRQ, OSC1, TCAP, PD7, PD5-PD0	I _{IN}	_	0.5	1	μΑ
Input Pullup Current ⁽⁶⁾ PB7–PB0 (With Pullup)	I _{IN}	0.5	_	20	μΑ
Capacitance Ports (as Input or Output) RESET, IRQ, OSC1, TCAP, PD7, PD5, PD0	C _{OUT} C _{IN}		_	12 8	pF

NOTES:

- V_{DD} = 3.3 Vdc ± 0.3 Vdc, V_{SS} = 0 Vdc, T_A = -40 to +85 °C, unless otherwise noted
 Typical values reflect measurements taken on average processed devices at the midpoint of voltage range, 25 °C only.
- 3. Run (operating) I_{DD} measured using external square wave clock source; all I/O pins configured as inputs, port B = V_{DD} , all other inputs $V_{IL} = 0.2$ V, $V_{IH} = V_{DD} 0.2$ V; no DC loads; less than 50 pF on all outputs; $C_L = 20 \text{ pF} \text{ on } OSC2$
- C_L = 20 pF on OSC2
 Wait I_{DD} measured using external square wave clock source; all I/O pins configured as inputs, port B = V_{DD}, all other inputs V_{IL} = 0.2 V, V_{IH} = V_{DD}-0.2 V; no DC loads; less than 50 pF on all outputs; C_L = 20 pF on OSC2. Wait I_{DD} is affected linearly by the OSC2 capacitance.
 Stop I_{DD} measured with OSC1 = 0.2 V; all I/O pins configured as inputs, port B = V_{DD}, all other inputs V_{IL} = 0.2 V, V_{IH} = V_{DD}-0.2 V.
 Input pullup current measured with V_{IL} = 0.2 V.

MC68HC05C9A — Rev. 3.0




Figure 12-2. Maximum Supply Current vs Internal Clock Frequency, $V_{\rm DD}$ = 5.5 V




Figure 12-3. Maximum Supply Current vs Internal Clock Frequency, $V_{DD} = 3.6 \text{ V}$

12.7 Control Timing

Table 12-3. Control Timing $(V_{DD} = 5.0 \text{ V} \pm 10\%)^{(1)}$

Characteristic	Symbol	Min	Max	Unit
Frequency of Operation Crystal External Clock	fosc	_ DC	4.2 4.2	MHz
Internal Operating Frequency (f _{OSC} ÷ 2) Crystal External Clock	f _{OP}	_ DC	2.1 2.1	MHz
Cycle Time	t _{CYC}	480	_	ns
Crystal Oscillator Startup Time	t _{OXOV}	_	100	ms
Stop Recovery Start-up Time (Crystal Oscillator)	t _{ILCH}	_	100	ms
RESET Pulse Width	t _{RL}	1.5	_	t _{CYC}
Timer Resolution ⁽²⁾ Input Capture Pulse Width Input Capture Pulse Period	t _{RESL} t _{TH} , t _{TL} t _{TLTL}	4.0 125 (3)	_ _ _	t _{CYC} ns t _{CYC}
Interrupt Pulse Width Low (Edge-Triggered)	t _{ILIH}	125	_	ns
Interrupt Pulse Period	t _{ILIL}	(4)	_	t _{CYC}
OSC1 Pulse Width	t _{OH} ,t _{OL}	90	_	ns

NOTES:

- 1. $V_{DD} = 5.0 \text{ Vdc} \pm 10\%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = -40 \text{ to } +85 \text{ °C}$, unless otherwise noted 2. Because a 2-bit prescaler in the timer must count four internal cycles (t_{CYC}), this is the limiting minimum factor in determining the timer resolution.
- 3. The minimum period t_{TLTL} should not be less than the number of cycle times it takes to execute the
- capture interrupt service routine plus 24 t_{CYC} .

 4. The minimum t_{ILIL} should not be less than the number of cycle times it takes to execute the interrupt service routine plus 19 t_{CYC}.


Table 12-4. Control Timing $(V_{DD} = 3.3 \text{ V})^{(1)}$

Characteristic	Symbol	Min	Max	Unit
Frequency of Operation Crystal External Clock	fosc	_ DC	2.0 2.0	MHz
Internal Operating Frequency (f _{OSC} ÷ 2) Crystal External Clock	f _{OP}	_ DC	1.0 1.0	MHz
Cycle Time	t _{CYC}	1000	_	ns
Crystal Oscillator Start-up Time	t _{OXOV}	_	100	ms
Stop Recovery Start-up Time (Crystal Oscillator)	t _{ILCH}	_	100	ms
RESET Pulse Width	t _{RL}	1.5	_	t _{CYC}
Timer Resolution ⁽²⁾ Input Capture Pulse Width Input Capture Pulse Period	t _{RESL} t _{TH} , t _{TL} t _{TLTL}	4.0 125 (3)	_ _ _	t _{CYC} ns t _{CYC}
Interrupt Pulse Width Low (Edge-Triggered)	t _{ILIH}	250	_	ns
Interrupt Pulse Period	t _{ILIL}	(4)	_	t _{CYC}
OSC1 Pulse Width	t _{OH} ,t _{OL}	200	_	ns

NOTES:


- 1. $V_{DD} = 3.3 Vdc \pm 0.3 Vdc$, $V_{SS} = 0 Vdc$, $T_A = -40$ to +85 °C, unless otherwise noted 2. Because a 2-bit prescaler in the timer must count four internal cycles (t_{CYC}), this is the limiting minimum factor in determining the timer resolution.
- 3. The minimum period t_{TLTL} should not be less than the number of cycle times it takes to execute
- the capture interrupt service routine plus 24 t_{CYC}.

 4. The minimum t_{ILIL} should not be less than the number of cycle times it takes to execute the interrupt service routine plus 19 t_{CYC}.




^{*} Refer to timer resolution data in Table 12-3 and Table 12-4.

Figure 12-4. TCAP Timing Relationships



a. **Edge-Sensitive Trigger Condition**. The minimum pulse width (t_{ILIH}) is either 125 ns $(f_{OP}=2.1 \text{ MHz})$ or 250 ns $(f_{OP}=1 \text{ MHz})$. The period t_{ILIL} should not be less than the number of t_{CYC} cycles it takes to execute the interrupt service routine plus 19 t_{CYC} cycles.



b. Level-Sensitive Trigger Condition. If after servicing an interrupt the $\overline{\mbox{IRQ}}$ remains low, the next interrupt is recognized





Figure 12-5. External Interrupt Timing

Figure 12-6. STOP Recovery Timing Diagram


4. RESET vector address shown for timing example



NOTES:

- 1. Power-on reset threshold is typically between 1 V and 2 V.
- OSC1 line is meant to represent time only, not frequency.
 Internal clock, internal address bus, and internal data bus are not available externally.
- 4. RESET outputs V_{OL} during 4064 POR cycles.

Figure 12-7. Power-On Reset Timing Diagram



NOTES:

- 1. Internal clock, internal address bus, and internal data bus are not available externally.
- 2. The next rising edge of the internal clock after the rising edge of RESET initiates the reset sequence.

Figure 12-8. External Reset Timing

12.8 Serial Peripheral Interface Timing

Table 12-5. Serial Peripheral Interface Timing $(V_{DD} = 5.0 \text{ Vdc})^*$

Num	Characteristic	Symbol	Min	Max	Unit
	Operating Frequency Master Slave	f _{OP(M)} f _{OP(S)}	dc dc	0.5 2.1	f _{OP} MHz
1	Cycle Time Master Slave	t _{CYC(M)} t _{CYC(S)}	2.0 480	_	t _{cyc}
2	Enable Lead Time Master Slave	t _{LEAD(M)}	† 240	_	ns
3	Enable Lag Time Master Slave	t _{LAG(M)} t _{LAG(S)}	† 720	_	ns
4	Clock (SCK) High Time Master Slave	t _{w(sckh)m} t _{w(sckh)s}	340 190	_	ns
5	Clock (SCK) Low Time Master Slave	t _{w(sckl)m} t _{w(sckl)s}	340 190	_	ns
6	Data Setup Time (Inputs) Master Slave	t _{su(M)} t _{su(s)}	100 100	_	ns
7	Data Hold Time (Inputs) Master Slave	t _{H(M)} t _{H(S)}	100 100	_	ns
8	Slave Access Time (Time to Data Active from High-Impedance State)	t _A	0	120	ns
9	Slave Disable Time (Hold Time to High-Impedance State)	t _{DIS}	_	240	ns
10	Data Valid Master (Before Capture Edge) Slave (After Enable Edge)‡	$egin{array}{c} t_{V(M)} \ t_{V(S)} \end{array}$	0.25	_ 240	t _{CYC(M)}
11	Data Hold Time (Outputs) Master (After Capture Edge) Slave (After Enable Edge)	t _{HO(M)} t _{HO(S)}	0.25 0	_	t _{CYC(M)}
12	Rise Time (20% V_{DD} to 70% V_{DD} , $C_L = 200 \text{ pF}$) SPI Outputs (SCK, MOSI, and MISO) SPI Inputs (SCK, MOSI, MISO, and \overline{SS})	t _{RM}	_ _	100 2.0	ns μs
13	Fall Time (70% V_{DD} to 20% V_{DD} , C_{L} = 200 pF) SPI Outputs (SCK, MOSI, and MISO) SPI Inputs (SCK, MOSI, MISO, and \overline{SS})	t _{FM}		100 2.0	ns μs

MC68HC05C9A — Rev. 3.0

 V_{DD} = 5.0 Vdc \pm 10%; V_{SS} = 0 Vdc, T_A = -40 to +85 °C, unless otherwise noted. Refer to Figure 12-7 and Figure 12-8 for timing diagrams.

[†] Signal production depends on software. ‡ Assumes 200 pF load on all SPI pins

Table 12-6. Serial Peripheral Interface Timing (V_{DD} = 3.3 Vdc)*


Num	Characteristic	Symbol	Min	Max	Unit
	Operating Frequency				
	Master	f _{OP(M)}	dc	0.5	f _{OP}
	Slave	f _{OP(S)}	dc	1.0	MHz
	Cycle Time				
1	Master	t _{CYC(M)}	2.0	_	t _{CYC}
	Slave	t _{CYC(S)}	1.0	_	μs
	Enable Lead Time				
2	Master	t _{LEAD(M)}	†	-	ns
	Slave	t _{LEAD(S)}	500	—	
	Enable Lag Time				
3	Master	t _{LAG(M)}	†	_	ns
	Slave	t _{LAG(S)}	1.5	_	μs
	Clock (SCK) High Time				
4	Master	t _{w(sckh)m}	720	_	ns
	Slave	t _{w(sckh)s}	400	-	
	Clock (SCK) Low Time	,			
5	Master	t _{w(sckl)M}	720	_	ns
	Slave	t _{W(SCKL)S}	400	_	
	Data Setup Time (Inputs)	(00.12)0			
6	Master	t _{SU(M)}	200	_	ns
	Slave	t _{SU(S)}	200	_	
	Data Hold Time (Inputs)				
7	Master	t _{H(M)}	200	_	ns
	Slave	t _{H(S)}	200	_	
_	Slave Access Time (Time to Data Active from	, ,		050	
8	High-Impedance State)	t _A	0	250	ns
9	Slave Disable Time (Hold Time to High-Impedance State)	t _{DIS}	_	500	ns
	Data Valid	Dio			
10	Master (Before Capture Edge)	t _{v(M)}	0.25	_	t _{CYC(M)}
	Slave (After Enable Edge)‡	t _{V(S)}	_	500	ns
	Data Hold Time (Outputs)	V(O)			
11	Master (After Capture Edge)	t _{HO(M)}	0.25	_	t _{CYC(M)}
	Slave (After Enable Edge)	t _{HO(S)}	0	_	ns
	Rise Time (20% V_{DD} to 70% V_{DD} , C_{L} = 200 pF)	110(0)			
12	SPI Outputs (SCK, MOSI, and MISO)	t _{RM}	_	200	ns
_	SPI Inputs (SCK, MOSI, MISO, and SS)	t _{RS}	_	2.0	μs
	Fall Time (70% V_{DD} to 20% V_{DD} , C_{L} = 200 pF)	СЛ			, -
13	SPI Outputs (SCK, MOSI, and MISO)	t _{FM}		200	ns
.0	SPI Inputs (SCK, MOSI, MISO, and SS)	t _{FS}		2.0	μs
NOTE	, ,	1-5			μο

NOTES:

* $V_{DD} = 3.3 \text{ Vdc} \pm 0.3 \text{ Vdc}$; $V_{SS} = 0 \text{ Vdc}$, $T_A = -40 \text{ to } +85 \text{ °C}$. Refer to Figure 12-7 and Figure 12-8 for timing diagrams.


† Signal production depends on software

‡ Assumes 200 pF load on all SPI pins.



NOTE: This first clock edge is generated internally, but is not seen at the SCK pin.

a) SPI Master Timing (CPHA = 0)




NOTE:

This last clock edge is generated internally, but is not seen at the SCK pin.

b) SPI Master Timing (CPHA = 1)


Figure 12-9. SPI Master Timing Diagram

MC68HC05C9A — Rev. 3.0



NOTE: Not defined but normally MSB of character just received.

a) SPI Slave Timing (CPHA = 0)



NOTE: Not defined but normally LSB of character previously transmitted.

a) SPI Slave Timing (CPHA = 1)

Figure 12-10. SPI Slave Timing Diagram

Section 13. Mechanical Specifications

13.1 Contents

13.2	Introduction
13.3	40-Pin Plastic Dual In-Line (DIP) Package (Case 711-03)136
13.4	42-Pin Plastic Shrink Dual In-Line (SDIP) Package (Case 858-01)
13.5	44-Lead Plastic Leaded Chip Carrier (PLCC) (Case 777-02)
13.6	44-Lead Quad Flat Pack (QFP) (Case 824A-01)

13.2 Introduction

This section describes the dimensions of the plastic dual in-line package (DIP), plastic shrink dual in-line package (SDIP), plastic leaded chip carrier (PLCC), and quad flat pack (QFP) MCU packages. Package dimensions available at time of this publication are provided in this section. To make sure that you have the latest case outline specifications, contact one of the following:

- Local Motorola Sales Office
- Motorola Mfax
 - Phone 602-244-6609
 - EMAIL rmfax0@email.sps.mot.com
- Worldwide Web (wwweb) at http://design-net.com

Follow Mfax or wwweb on-line instructions to retrieve the current mechanical specifications.

MC68HC05C9A — Rev. 3.0

13.3 40-Pin Plastic Dual In-Line (DIP) Package (Case 711-03)




Figure 13-1. 40-Pin Plastic DIP Package (Case 711-03)

13.4 42-Pin Plastic Shrink Dual In-Line (SDIP) Package (Case 858-01)




Figure 13-2. 42-Pin Plastic SDIP Package (Case 858-01)

13.5 44-Lead Plastic Leaded Chip Carrier (PLCC) (Case 777-02)




Figure 13-3. 44-Lead PLCC (Case 777-02)

THAN 0.025 (0.635)

MC68HC05C9A — Rev. 3.0

13.6 44-Lead Quad Flat Pack (QFP) (Case 824A-01)




Figure 13-4. 44-Lead QFP (Case 824A-01)

Section 14. Ordering Information

14.1 Contents

14.2	Introduction	139
14.3	MC Order Numbers1	140

14.2 Introduction

This section contains ordering information for the available package types.

MC68HC05C9A — Rev. 3.0

14.3 MC Order Numbers

Table 14-1 shows the MC order numbers for the available package types.

Table 14-1. MC Order Numbers

Package Type	Temperature Range	Order Number
40-Pin Plastic Dual In-Line Package (DIP)	0 °C to 70°C	MC68HC05C9AP
40-Fill Flastic Dual III-Lille Fackage (DIF)	-40 °C to 85°C	MC68HC05C9ACP
42-Pin Shrink Dual In-Line Package (SDIP)	0 °C to 70°C MC68HC05C9	
42-Fill Sillilik Dual III-Lille Fackage (SDIF)	−40 °C to 85°C	MC68HC05C9ACB
44-Lead Plastic Leaded Chip Carrier (PLCC)	0 °C to 70°C	MC68HC05C9AFN
44-Lead Flastic Leaded Chip Camer (FLCC)	-40 °C to 85°C	MC68HC05C9ACFN
44 Pin Ouad Flat Pack (OEP)	0 °C to 70°C	MC68HC05C9AFB
44-Pin Quad Flat Pack (QFP)	-40 °C to 85°C	MC68HC05C9ACFB

NOTES:

- 1. P = Plastic dual in-line package (PDIP)
- 2. B = Shrink dual in-line package (SDIP)
- 3. FN = Plastic-leaded chip carrier (PLCC)
- 4. FB = Quad flat pack (QFP)

Appendix A. MC68HCL05C9A

A.1 Contents

A.2	Introduction14	41
A.3	DC Electrical Characteristics	4

A.2 Introduction

Appendix A introduces the MC68HCL05C9A, a low-power version of the MC68HC05C9A. The technical data applying to the MC68HC05C9A applies to the MC68HCL05C9 with the exceptions given in this appendix.

A.3 DC Electrical Characteristics

The data in Table A-1 replaces the corresponding data in 12.3 **Operating Temperature**

Table A-1. Low-Power Operating Temperature Range

Rating	Symbol	Value	Unit
Operating Temperature Range MC68HCL05C9AP, FN, B, FB	T _A	T _L to T _H 0 to +70	°C

NOTES:

- 1. P = Plastic dual-in-line package (PDIP)
- 3. B = Shrink dual-in-line-package (SDIP)
- 2. FN = Plastic-leaded chip carrier (PLCC) 4. FB = Quad flat pack (QFP)

The data in Table 12-1 and Table 12-2 (MC68HC05C9A DC electrical characteristics data) applies to the MC68HCL05C9A with the exceptions given in Table A-2, Table A-3, and Table A-4.

MC68HC05C9A — Rev. 3.0

Table A-2. Low-Power Output Voltage ($V_{DD} = 1.8-2.4 \text{ Vdc}$)

Characteristic	Symbol	Min	Тур	Max	Unit
Output High Voltage $ \begin{aligned} &(I_{LOAD} = -0.1 \text{ mA}) \text{ PA7-PA0, PB7-PB0, PC6-PC0,} \\ &\text{TCMP, PD7, PD0} \\ &(I_{LOAD} = -0.2 \text{ mA}) \text{ PD5-PD1} \\ &(I_{LOAD} = -0.75 \text{ mA}) \text{ PC7} \end{aligned} $	V _{OH}	V _{DD} -0.3 V _{DD} -0.3 V _{DD} -0.3		_ _ _	V
Output Low Voltage (I _{LOAD} = 0.2 mA) PA7–PA0, PB7–PB0, PC6–PC0, PD7, PD5–PD0, TCMP (I _{LOAD} = 2.0 mA) PC7	V _{OL}			0.3 0.3	V

Table A-3. Low-Power Output Voltage (V_{DD} = 2.5-3.6 Vdc)

Characteristic	Symbol	Min	Тур	Max	Unit
Output High Voltage (I _{LOAD} = -0.2 mA) PA7-PA0, PB7-PB0, PC6-PC0, TCMP, PD7, PD0 (I _{LOAD} = -0.4 mA) PD5-PD1 (I _{LOAD} = -1.5 mA) PC7	V _{OH}	V _{DD} - 0.3 V _{DD} - 0.3 V _{DD} - 0.3		_ _ _	٧
Output Low Voltage (I _{LOAD} = 0.4 mA) PA7–PA0, PB7–PB0, PC6–PC0, PD7, PD5–PD0, TCMP (I _{LOAD} = 5.0 mA) PC7	V _{OL}		_ _	0.3 0.3	V

Table A-4. Low-Power Supply Current

Characteristic ⁽¹⁾	Symbol	Min	Тур	Max	Unit
Supply Current (4.5–5.5 Vdc @ f _{BUS} = 2.1 MHz) Run Wait Stop 25 °C 0 °C to +70 °C (Standard)	I _{DD}	_ _ _	3.5 1.6 1 2	4.25 2.25 15 25	mA mA μΑ μΑ
Supply Current (2.4–3.6 Vdc @ f _{BUS} = 1.0 MHz) Run ⁽²⁾ Wait ⁽³⁾ Stop ⁽⁴⁾ 25 °C 0 °C to +70 °C (Standard)	I _{DD}	_ _ _	1.00 0.7 1 1	1.4 1.0 5 10	mA mA μA μA
Supply Current (2.5–3.6 Vdc @ f _{BUS} = 500 kHz) Run Wait Stop 25 °C 0 °C to +70 °C (Standard)	I _{DD}		500 300 1 1	750 500 5 10	μΑ μΑ μΑ μΑ
Supply Current (1.8–2.4 Vdc @ f _{BUS} = 500 kHz) Run Wait Stop 25 °C 0 °C to +70 °C (Standard)	I _{DD}		300 250 1 1	600 400 2 5	μΑ μΑ μΑ μΑ

NOTES:

- 1. Typical values reflect measurements taken on average processed devices at the midpoint of voltage range, 25 °C only.
- 2. Run (operating) I_{DD} measured using external square wave clock source; all I/O pins configured as inputs, Port B = V_{DD} , all other inputs V_{IL} = 0.2 V, V_{IH} = V_{DD} –0.2 V; no DC loads; less than 50 pF on all outputs; C_L = 20 pF on OSC2.
- 3. Wait I_{DD} measured using external square wave clock source; all I/O pins configured as inputs, Port B = V_{DD} , all other inputs V_{IL} = 0.2 V, V_{IH} = V_{DD} -0.2 V; no DC loads; less than 50 pF on all outputs; C_L = 20 pF on OSC2. Wait I_{DD} is affected linearly by the OSC2 capacitance.
- 4. Stop I_{DD} measured with OSC1 = 0.2 V; all I/O pins configured as inputs, Port B = V_{DD} , all other inputs V_{IL} = 0.2 V, $V_{IH} = V_{DD}$ -0.2 V.

MC68HCL05C9A

Appendix B. MC68HSC05C9A

B.1 Contents

B.2	Introduction	145
B.3	DC Electrical Characteristics	146
B 4	Control Timing	148

B.2 Introduction

Appendix B introduces the MC68HSC05C9A, a high-speed version of the MC68HC05C9A. The technical data applying to the MC68HC05C9A applies to the MC68HSC05C9A with the exceptions given in this appendix.

B.3 DC Electrical Characteristics

The data in **Table B-1** replaces the corresponding data in **12.3 Operating Temperature**.

Table B-1. High-Speed Operating Temperature Range

Rating	Symbol	Value	Unit
Operating Temperature Range MC68HSC05C9AP, FN, B, FB MC68HSC05C9ACP, CFN, CB, CFB	T _A	T _L to T _H 0 to +70 -40 to +85	°C

NOTES:

- 1. P = Plastic dual-in-line package (PDIP)
- 2. FN = Plastic-leaded chip carrier (PLCC)
- 3. C = Extended temperature range (-40 °C to +85 °C)
- 4. B = Shrink dual-in-line-package (SDIP)
- 5. FB = Quad flat pack (QFP)

The data in **Table 12-1** and **Table 12-2** (MC68HC05C9A DC electrical characteristics data) applies to the MC68HSC05C9A with the exceptions given in **Table B-2**.

Table B-2. High-Speed Supply Current

Characteristic ⁽¹⁾	Symbol	Min	Тур	Max	Unit
Supply Current (4.5–5.5 Vdc @ f _{BUS} = 4.0 MHz) Run ⁽²⁾ Wait ⁽³⁾ Stop ⁽⁴⁾ 25°C 0 °C to 70 °C (Standard) -40 °C to 85 °C (Standard)	I _{DD}	_ _ _ _	7.00 2.00 1 1.0 7.0	11.0 6.50 20 40 50	mA mA μA μA μA
Supply Current (2.4–3.6 Vdc @ f _{BUS} = 2.0 MHz) Run ⁽²⁾ Wait ⁽³⁾ Stop ⁽⁴⁾ 25 °C 0 °C to 70 °C (Standard) -40 °C to 85 °C (Standard)	I _{DD}	_ _ _ _	2.50 1.00 1 1.0 2.5	4.00 2.00 8 16 20	mA mA μA μA μA

NOTES:

- 1. Typical values reflect measurements taken on average processed devices at the midpoint of voltage range, 25 °C only.
- 2. Run (operating) I_{DD} measured using external square wave clock source; all I/O pins configured as inputs, Port B = V_{DD} , all other inputs V_{IL} = 0.2 V, V_{IH} = V_{DD} -0.2 V; no DC loads; less than 50 pF on all outputs; C_L = 20 pF on OSC2.
- 3. Wait I_{DD} measured using external square wave clock source; all I/O pins configured as inputs, Port B = V_{DD} , all other inputs V_{IL} = 0.2 V, V_{IH} = V_{DD} -0.2 V; no DC loads; less than 50 pF on all outputs; C_L = 20 pF on OSC2. Wait I_{DD} is affected linearly by the OSC2 capacitance.
- 4. Stop I_{DD} measured with OSC1 = 0.2 V; all I/O pins configured as inputs, Port B = V_{DD} , all other inputs V_{IL} = 0.2 V, $V_{IH} = V_{DD}$ -0.2 V.

B.4 Control Timing

The data in Table 12-3, Table 12-4, Table 12-5, and Table 12-6 (MC68HC05C9A control timing data) applies to the MC68HSC05C9A with the exceptions given in Table B-3, Table B-4, Table B-5, and Table B-6.

Table B-3. High-Speed Control Timing ($V_{DD} = 4.5-5.5 \text{ Vdc}$)

Characteristic	Symbol	Min	Max	Unit
Oscillator Frequency Crystal External Clock	fosc	— dc	8.2 8.2	MHz
Internal Operating Frequency (f _{OSC} ÷ 2) Crystal External Clock	f _{OP}	— dc	4.1 4.1	MHz
Cycle Time	t _{CYC}	244	_	ns
Crystal Oscillator Startup Time	t _{OXOV}		100	ms
Stop Recovery Startup Time	t _{ILCH}		100	ms
RESET Pulse Width	t _{RL}	1.5	_	t _{CYC}
Timer Resolution ⁽¹⁾ Input Capture Pulse Width Input Capture Pulse Width	t _{RESL} t _{TH} or t _{TL} t _{THT} l	4.0 64 (2)		t _{CYC} ns t _{CYC}
Interrupt Pulse Width Low (Edge-Triggered)	t _{ILIH}	64	_	ns
Interrupt Pulse Period	t _{ILIL}	(3)	_	t _{CYC}
OSC1 Pulse Width	t _{OH} or t _{OL}	50	_	ns

NOTES:

- 1. Because a 2-bit prescaler in the timer must count four internal cycles (t_{CYC}), this is the limiting minimum factor in determining the timer resolution.
- 2. The minimum period t_{TLTL} should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus 24 t_{CYC} .
- 3. The minimum t_{ILIL} should not be less than the number of cycle times it takes to execute the interrupt service routine plus 19 t_{CYC}.

Table B-4. High-Speed Control Timing ($V_{DD} = 2.4-3.6 \text{ Vdc}$)

Characteristic	Symbol	Min	Max	Unit
Oscillator Frequency Crystal External Clock	f _{osc}	— dc	4.2 4.2	MHz
Internal Operating Frequency (f _{OSC} ÷ 2) Crystal External Clock	f _{OP}	— dc	2.1 2.1	MHz
Cycle Time	t _{CYC}	480	_	ns
Crystal Oscillator Startup Time	t _{oxov}	_	100	ms
Stop Recovery Startup Time	t _{ILCH}	_	100	ms
RESET Pulse Width	t _{RL}	1.5	_	t _{CYC}
Timer Resolution ⁽¹⁾ Input Capture Pulse Width Input Capture Pulse Width	t _{RESL} t _{TH} or t _{TL} t _{THTL}	4.0 125 (2)		t _{CYC} ns t _{CYC}
Interrupt Pulse Width Low (Edge-Triggered)	t _{ILIH}	125	_	ns
Interrupt Pulse Period	t _{ILIL}	(3)	_	t _{CYC}
OSC1 Pulse Width	t _{OH} or t _{OL}	90	_	ns

^{1.} Because a 2-bit prescaler in the timer must count four internal cycles (t_{CYC}), this is the limiting minimum factor in determining the timer resolution.

The minimum period t_{TLTL} should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus 24 t_{CYC}.
 The minimum t_{ILIL} should not be less than the number of cycle times it takes to execute the interrupt service routine

plus 19 t_{CYC}.

Table B-5. High-Speed Control Timing ($V_{DD} = 4.5-5.5 \text{ Vdc}$)

Operating Frequency Master f _{OP(M)} dc 0.5 f _{OP} Slave f _{OP(S)} dc 4.1 MHz	Num	Characteristic	Symbol	Min	Max	Unit
Slave fon(s) dc 4.1 MHz		Operating Frequency				
Slave f _{OP(S)} dc 4.1 MHz		Master	f _{OP(M)}	dc	0.5	f _{OP}
Cycle Time Master t_cyc(M) 2.0		Slave		dc	4.1	MHz
1 Master Slave t _{CYC} (M) t _{CYC} (S) 2.0 — t _{CYC} ns t _{CYC} ns Enable Lead Time t _{CEAD(M)} † — ns Master Slave t _{LEAD(M)} † — ns Slave Instance t _{LEAD(M)} † — ns Master Slave t _{LAG(S)} 366 — ns Clock (SCK) High Time t _{M(SCKH)M} 166 — ns Master Slave t _{M(SCKH)M} 166 — ns Slave Slave t _{M(SCKH)M} 166 — ns Slave Instance t _{M(SCKL)M} 93 — ns Data Setup Time (Inputs) t _{M(SCKL)M} 49 — ns Master Slave t _{M(SCKL)M} 49 — ns Slave Instance t _{H(M)} 49 — ns Slave Instance t _{H(M)} 49 — ns Slave Resolution (Inputs) t _{H(M)} 49 — ns Slave Access Time (Time to Data Active from High-Impedance State) t _{H(M)} 49 — ns Slave Disable Time (Hold Time to High-Impedance State) t _{V(M)} 0.25 — t _{CYC(M)} Data Valid Master (Before Capture Edge) t _{V(M)} 0.25 — t _{CYC(M)} Slave (After Enable Edge) †		Cycle Time				
Slave	1		t _{CYC(M)}	2.0	_	t _{CYC}
Enable Lead Time Master t_LEAD(M) †		Slave		244	_	
Slave t_(EAD(S) 122 ns		Enable Lead Time				
Slave t_LEAD(S) 122	2	Master	t _{i FAD(M)}	†	_	ns
Enable Lag Time Master Slave TLAG(M) T T TS		Slave		122	_	ns
Master Slave Sl		Enable Lag Time				
Slave Clock (SCK) High Time Clock (SCK) High Time Tw(SCKH)M 166 — ns slave Slave Tw(SCKH)M 166 — ns slave Tw(SCKL)M 166 — ns slave Tw(SCKL)M 166 — ns slave Tw(SCKL)M 166 — ns slave TsU(M) 49 — ns slave TsU(M) TsU	3	_	t _{LAG(M)}	†	_	ns
Clock (SCK) High Time Master Slave Sl		Slave		366	_	ns
4 Master Slave t _{W(SCKH)M} t _{W(SCKH)M} 166 — ns ns Clock (SCK) Low Time Tolock (SCK) Low Time Tolock (SCK) Low Time Master Slave t _{W(SCKL)M} t _{W(SCKL)M} 166 — ns Slave ns Data Setup Time (Inputs) 49 — ns Master Slave t _{SU(M)} 49 — ns Slave t _{H(M)} 49 — ns Slave Access Time (Inputs) t _{H(K)} 49 — ns 8 Slave Access Time (Time to Data Active from High-Impedance State) t _A 0 61 ns 9 Slave Disable Time (Hold Time to High-Impedance State) t _{DIS} — 122 ns 10 Master (Before Capture Edge) tolock (After Enable Edge) tolock (After En		Clock (SCK) High Time				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	4		t _{w(SCKH)M}	166	_	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Slave		93	_	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Clock (SCK) Low Time	(55)5			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	5		t _{w(SCKL)M}	166	_	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Slave		93	_	ns
6 Master Slave t _{SU(M)} t _{SU(S)} 49 — ns ns 7 Data Hold Time (Inputs) Master Slave t _{H(M)} 49 — ns ns 8 Slave Access Time (Time to Data Active from High-Impedance State) t _A 0 61 ns 9 Slave Disable Time (Hold Time to High-Impedance State) t _{DIS} — 122 ns 10 Master (Before Capture Edge) Slave (After Enable Edge) † t _{V(S)} t _{V(M)} 0.25 — t _{CYC(M)} ns 11 Master (After Capture Edge) Slave (After Capture Edge) Slave (After Enable Edge) t _{HO(M)} 0.25 — t _{CYC(M)} ns 12 Rise Time (20% V _{DD} to 70% V _{DD} , C _L = 200 pF) SPI Outputs (SCK, MOSI, and MISO) SPI Inputs (SCK, MOSI, and MISO) ASPI Inputs (SCK, MOSI, MISO, and SS) t _{RS} — 1.0 μs 13 SPI Outputs (SCK, MOSI, and MISO) SPI Outputs (SCK, MOSI, and MISO) t _{FM} — 50 ns		Data Setup Time (Inputs)	(66.12/6			
Slave Slav	6		t _{SU(M)}	49	_	ns
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		Slave	. ' '	49	_	ns
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		Data Hold Time (Inputs)				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	7		t _{H(M)}	49	_	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		Slave		49	_	ns
High-Impedance State)		Slave Access Time (Time to Data Active from		0	0.4	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	8		ι τ _A	0	61	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		Slave Disable Time (Hold Time to High-Impedance			400	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	9		t _{DIS}	_	122	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		· ·				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	10		t _{v(M})	0.25	_	t _{CVC(M)}
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$, , ,		_	122	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$, , , , , , , , , , , , , , , , , , , ,	7(0)			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	11	· ' '	t _{HO} (M)	0.25	_	t _{CVC} (M)
Rise Time (20% V_{DD} to 70% V_{DD} , C_L = 200 pF) SPI Outputs (SCK, MOSI, and MISO) SPI Inputs (SCK, MOSI, MISO, and \overline{SS}) Fall Time (70% V_{DD} to 20% V_{DD} , C_L = 200 pF) SPI Outputs (SCK, MOSI, and MISO) t_{FM} — 50 ns					_	
12 SPI Outputs (SCK, MOSI, and MISO) t_{RM} — 50 ns SPI Inputs (SCK, MOSI, MISO, and \overline{SS}) t_{RS} — 1.0 μ s Fall Time (70% V_{DD} to 20% V_{DD} , C_L = 200 pF) SPI Outputs (SCK, MOSI, and MISO) t_{FM} — 50 ns			1.0(0)			
SPI Inputs (SCK, MOSI, MISO, and \overline{SS}) Fall Time (70% V _{DD} to 20% V _{DD} , C _L = 200 pF) SPI Outputs (SCK, MOSI, and MISO) t_{FM} — 50 ns	12		t _{DM}		50	ns
Fall Time (70% V_{DD} to 20% V_{DD} , C_L = 200 pF) SPI Outputs (SCK, MOSI, and MISO) t_{FM} — 50 ns				_		
13 SPI Outputs (SCK, MOSI, and MISO) t _{FM} — 50 ns			1.0			•
	13		l t₌v		50	ns
		SPI Inputs (SCK, MOSI, MISO, and SS)	t _{FS}		1.0	μs

[†] Signal production depends on software.

[‡] Assumes 200 pF load on all SPI pins.

Table B-6. High-Speed SPI Timing ($V_{\rm DD}$ = 2.4–3.6 Vdc)

Num	Characteristic	Symbol	Min	Max	Unit
	Operating Frequency				
	Master	f _{OP(M)}	dc	0.5	f _{OP}
	Slave	f _{OP(S)}	dc	2.1	MHz
	Cycle Time				
1	Master	t _{CYC(M)}	2.0	_	t _{CYC}
	Slave	t _{CYC(S)}	480	_	ns
	Enable Lead Time				
2	Master	t _{LEAD(M)}	†	_	ns
	Slave	t _{LEAD(S)}	240	_	ns
	Enable Lag Time				
3	Master	t _{LAG(M)}	†	_	ns
	Slave	t _{LAG(S)}	720	_	ns
	Clock (SCK) High Time				
4	Master	t _{w(sckh)M}	340	_	ns
	Slave	t _{w(sckh)s}	190		ns
	Clock (SCK) Low Time				
5	Master	t _{W(SCKL)M}	340	_	ns
	Slave	t _{w(sckl)s}	190	_	ns
	Data Setup Time (Inputs)				
6	Master	t _{SU(M)}	100	_	ns
	Slave	t _{SU(S)}	100	-	ns
	Data Hold Time (Inputs)				
7	Master	t _{H(M)}	100	_	ns
	Slave	t _{H(S)}	100	_	ns
8	Slave Access Time (Time to Data Active from	+	0	120	nc
0	High-Impedance State)	t _A	U	120	ns
0	Slave Disable Time (Hold Time to High-Impedance			0.40	
9	State)	t _{DIS}	_	240	ns
	Data				
10	Master (Before Capture Edge)	t _{v(M)}	0.25	_	t _{CYC(M)}
	Slave (After Enable Edge)‡	t _{V(S)}	_	240	ns
	Data Hold Time (Outputs)	\-/			
11	Master (After Capture Édge)	t _{HO(M)}	0.25	_	t _{CYC(M)}
	Slave (After Enable Edge)	t _{HO(S)}	0	-	ns
	Rise Time (20% V_{DD} to 70% V_{DD} , C_{L} = 200 pF)	-\-/			
12	SPI Outputs (SCK, MOSI, and MISO)	t _{RM}	_	100	ns
	SPI Inputs (SCK, MOSI, MISO, and SS)	t _{RS}	_	2.0	μs
	Fall Time (70% V_{DD} to 20% V_{DD} , C_{L} = 200 pF)	-			
13	SPI Outputs (SCK, MOSI, and MISO)	t _{FM}	_	100	ns
	SPI Inputs (SCK, MOSI, MISO, and SS)	t _{FS}	_	2.0	μs
	1				

[†] Signal production depends on software.

[‡] Assumes 200 pF load on all SPI pins.

MC68HSC05C9A

Appendix C. Self-Check Mode

C.1 Contents

C. 2	Introduction	.153
C.3	Self-Check Mode	.154
C.3.1	Self-Check Tests	.154
C.3.2	Self-Check Results	.156

C.2 Introduction

This appendix describes the self-check mode.

C.3 Self-Check Mode

Self-check mode is entered upon the rising edge of \overline{RESET} if the \overline{IRQ} pin is at V_{TST} and the TCAP pin is at logic one.

C.3.1 Self-Check Tests

The self-check ROM at mask ROM location \$3F00–\$3FEF determines if the MCU is functioning properly. The following tests are performed:

- 1. I/O Functional test of ports A, B, and C
- 2. RAM Counter test for each RAM byte
- 3. Timer Test of counter register and OCF bit
- SCI Transmission test: Checks for RDRF, TDRE, TC, and FE flags
- 5. ROM Exclusive OR with odd ones parity result
- 6. SPI Transmission test: Checks for SPIF and WCOL flags

The self-check circuit is shown in Figure C-1.




Figure C-1. Self-Check Circuit Schematic

MC68HC05C9A — Rev. 3.0

General Release Specification

C.3.2 Self-Check Results

Table C-1 shows the LED codes that indicate self-check test results.

Table C-1. Self-Check Circuit LED Codes

PC3	PC2	PC1	PC0	Remarks
Off	On	On	Off	I/O Failure
Off	On	Off	On	RAM Failure
Off	On	Off	Off	Timer Failure
Off	Off	On	On	SCI Failure
Off	Off	On	Off	ROM Failure
Off	Off	Off	On	SPI Failure
	Flas	hing		No Failure
	All O	thers	-	Device Failure

Perform the following steps to activate the self-check tests:

- 1. Apply 10 V (2 x V_{DD}) to the \overline{IRQ} pin.
- 2. Apply a logic one to the TCAP pin.
- 3. Apply a logic zero to the $\overline{\mathsf{RESET}}$ pin.

The self-check tests begin on the rising edge of the $\overline{\text{RESET}}$ pin.

RESET must be held low for 4064 cycles after power-on reset (POR), or for a time, t_{RL} , for any other reset. (For the t_{RL} value, see **Table 12-3**.)

Appendix D. M68HC05Cx Family Feature Comparisons

D 1	Conter	atc.
D. I	COLICE	иs

D.2 Introduction

Refer to **Table D-1** for a comparison of the features for all the M68HC05C Family members.

MC68HC05C9A —

Table D-1. M68HC05Cx Feature Comparison

	C4	C4A	705C4A	C8	C8A	705C8	705C8A	C12	C12A	C9	C9A	705C9	705C9A
USER ROM	4160	4160	_	7744	7744	_	_	12,096	12,096	15,760-15,936	15,760-15,936	_	_
USER EPROM	_	_	4160	_	_	7596-7740	7596-7740	_	_	_	_	15,760-15,936	12,096-15,936
CODE SECURITY	NO	YES	YES	NO	YES	YES	YES	NO	YES	NO	YES	NO	YES
RAM	176	176	176	176	176	176-304	176-304	176	176	176-352	176-352	176-352	176-352
OPTION REGISTER (IRQ/RAM/ SEC)	NO	NO	\$1FDF (IRQ/SEC)	NO	NO	\$1FDF (IRQ/RAM/ SEC)	\$1FDF (IRQ/RAM/SEC)	NO	NO	\$3FDF (IRQ/RAM)	\$3FDF (IRQ/RAM)	\$3FDF (IRQ/RAM)	\$3FDF (IRQ/RAM)
MASK OPTION REGISTER(S)	NO	NO	\$1FF0-1	NO	NO	NO	\$1FF0-1	NO	NO	NO	NO	NO	\$3FF0-1
PORTB KEYSCAN (PULLUP/ INTERRUPT)	NO	YES MASK OPTION	YES MOR SELECT- ABLE	NO	YES MASK OPTION	NO	YES MOR SELECTABLE	YES MASK OPTION	YES MASK OPTION	NO	YES MASK OPTION	NO	YES MOR SELECTABLE
PC7 DRIVE	STANDARD	HIGH CURRENT	HIGH CURRENT	STANDARD	HIGH CURRENT	STANDARD	HIGH CURRENT	HIGH CURRENT	HIGH CURRENT	STANDARD	HIGH CURRENT	STANDARD	HIGH CURRENT
PORT D	PD7, 5-0 INPUT ONLY	PD7, 5-0 INPUT ONLY	PD7, 5-0 INPUT ONLY	PD7, 5-0 INPUT ONLY	PD7, 5-0 INPUT ONLY	PD7, 5-0 INPUT ONLY	PD7, 5-0 INPUT ONLY	PD7, 5-0 INPUT ONLY	PD7, 5-0 INPUT ONLY	PD7, 5-0 BIDIREC- TIONAL	PD7, 5-0 BIDIREC- TIONAL	PD7, 5-0 BIDIREC- TIONAL	PD7, 5-0 BIDIREC- TIONAL
СОР	NO	YES	YES	NO	YES	YES	TWO TYPES	YES	YES	YES	YES	YES	TWO TYPES
COP ENABLE	_	MASK OPTION	MOR	_	MASK OPTION	SOFTWARE	SOFTWARE+ MOR	MASK OPTION	MASK OPTION	SOFTWARE	SOFTWARE	SOFTWARE	SOFTWARE+ MOR
COP TIMEOUT	_	64 ms (@4 MHz osc)	64 ms (@4 MHz osc)	_	64 ms (@4 MHz osc)	SOFTWARE SELECTABLE	SOFTWARE+ MOR SELECTABLE	64 ms (@4 MHz osc)	64 ms (@4MHz osc)	SOFTWARE SELECTABLE	SOFTWARE SELECTABLE	SOFTWARE SELECTABLE	SOFTWARE+ MOR SELECTABLE
COP CLEAR	_	CLR \$1FF0	CLR \$1FF0		CLR \$1FF0	WRITE \$55/\$AA TO \$001D	WRITE \$55/\$AA TO \$001D OR CLR \$1FF0	CLR \$3FF0	CLR \$3FF0	WRITE \$55/\$AA TO \$001D	WRITE \$55/\$AA TO \$001D	WRITE \$55/\$AA TO \$001D	WRITE \$55/\$AA TO \$001D OR CLR \$3FF0
CLOCK MONITOR	NO	NO	NO	NO	NO	YES	YES	NO	NO	YES	YES	YES	YES (C9A MODE)
ACTIVE RESET	NO	NO	NO	NO	NO	COP/CLOCK MONITOR	PROGRAM- MABLE COP/CLOCK MONITOR	NO	NO	POR/COP/ CLOCK MONITOR	POR/COP/ CLOCK MONITOR	POR/COP/ CLOCK MONITOR	POR/C9A COP/ CLOCK MONITOR
STOP DISABLE	NO	MASK OPTION	NO	NO	MASK OPTION	NO	NO	MASK OPTION	MASK OPTION	NO	NO	NO	MOR SELECTABLE (C12A MODE)

NOTES

- 1. The expanded RAM map (from \$30-\$4F and \$100-\$15F) available on the OTP devices MC68HC705C8 and MC68HC705C8A is not available on the ROM devices MC68HC05C8 and MC68HC05C8A.
- 2. The programmable COP available on the MC68HC705C8 and MC68HC705C8A is not available on the MC68HC05C8A. For ROM compatibility, use the non-programmable COP.

General Release Specification

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and Antorola and Antorola and Antorola, Inc. Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.1-800-441-2447 or 602-303-5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609

INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan.

03-81-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

