

Dual J-K negative edge-triggered flip-flop with common clock and reset

74F114


DESCRIPTION

The 74F114, Dual Negative edge-triggered JK-Type Flip-Flop with common clock and reset inputs, features individual J, K, Clock (\overline{CP}), Set (\overline{SD}) and Reset (\overline{RD}) inputs, true and complementary outputs. The \overline{SD} and \overline{RD} inputs, when Low, set or reset the outputs as shown in the Function Table regardless of the level at the other inputs.

A High level on the clock (\overline{CP}) input enables the J and K inputs and data will be accepted. The logic levels and data will be accepted. The logic levels at the J and K inputs may be allowed to change while the \overline{CP} is High and flip-flop will perform according to the Function Table as long as minimum setup and hold times are observed. Output changes are initiated by the High-to-Low transition of the \overline{CP} .

TYPE	TYPICAL f_{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F114	100MHz	15mA

PIN CONFIGURATION



SF00110

ORDERING INFORMATION


DESCRIPTION	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$, $T_{amb} = 0^\circ C$ to $+70^\circ C$	PKG. DWG. #
14-pin plastic DIP	N74F114N	SOT27-1
14-pin plastic SO	N74F114D	SOT108-1

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
J0, J1	J inputs	1.0/1.0	20 μA /0.6mA
K0, K1	K inputs	1.0/1.0	20 μA /0.6mA
$\overline{SD}0, \overline{SD}1$	Set inputs (active Low)	1.0/5.0	20 μA /3.0mA
\overline{RD}	Reset input (active Low)	1.0/10.0	20 μA /6.0mA
\overline{CP}	Clock Pulse input (active falling edge)	1.0/8.0	20 μA /4.8mA
Q0, $\overline{Q}0$; Q1, $\overline{Q}1$	Data outputs	50/33	1.0mA/20mA


NOTE: One (1.0) FAST unit load is defined as: 20 μA in the High state and 0.6mA in the Low state.

LOGIC SYMBOL



SF00111

IEC/IEEE SYMBOL




SF00112

Dual J-K negative edge-triggered flip-flop with common clock and reset

74F114

LOGIC DIAGRAM



SF00113

FUNCTION TABLE

INPUTS					OUTPUTS		OPERATING MODE
SD	RD	CP	J	K	Q	Q̄	
L	H	X	X	X	H	L	Asynchronous Set
H	L	X	X	X	L	H	Asynchronous Reset
L	L	X	X	X	H*	H*	Undetermined *
H	H	↓	h	I	q̄	q	Toggle
H	H	↓	I	h	L	H	Load "0" (Reset)
H	H	↓	h	I	H	L	Load "1" (Set)
H	H	↓	I	I	q	q̄	Hold "no change"

H = High voltage level

h = High voltage level one setup time prior to High-to-Low clock transition

L = Low voltage level

I = Low voltage level one setup time prior to High-to-Low clock transition

q = Lower case letters indicate the state of the reference output prior to the High-to-Low clock transition

X = Don't care

↓ = High-to-Low clock transition

Asynchronous inputs: Low input to SD sets Q to High level, Low input to RD sets Q to Low level

Set and Reset are independent of clock

Simultaneous Low on both SD and RD makes both Q and Q̄ High.

* = Both outputs will be High while both SD and RD are Low, but the output states are unpredictable if SD and RD go High simultaneously.

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to V _{CC}	V
I _{OUT}	Current applied to output in Low output state	40	mA
T _{amb}	Operating free-air temperature range	0 to +70	°C
T _{stg}	Storage temperature range	-65 to +150	°C

Dual J-K negative edge-triggered flip-flop with common clock and reset

74F114

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{IH}	High-level input voltage	2.0			V
V _{IL}	Low-level input voltage			0.8	V
I _{IK}	Input clamp current			-18	mA
I _{OH}	High-level output current			-1	mA
I _{OL}	Low-level output current			20	mA
T _{tamb}	Operating free-air temperature range	0		+70	°C

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS ¹		LIMITS			UNIT
				MIN	TYP ²	MAX	
V _{OH}	High-level output voltage	V _{CC} = MIN, V _{IL} = MAX	±10%V _{CC}	2.5			V
		V _{IH} = MIN, I _{OH} = MAX	±5%V _{CC}	2.7	3.4		
V _{OL}	Low-level output voltage	V _{CC} = MIN, V _{IL} = MAX	±10%V _{CC}		0.35	0.50	V
		V _{IH} = MIN, I _{OL} = MAX	±5%V _{CC}		0.35	0.50	
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}			-0.73	-1.2	V
I _I	Input current at maximum input voltage	V _{CC} = MAX, V _I = 7.0V				100	µA
I _{IH}	High-level input current	V _{CC} = MAX, V _I = 2.7V				20	µA
I _{IL}	Low-level input current	Jn, Kn	V _{CC} = MAX, V _I = 0.5V			-0.6	mA
		CP				-4.8	mA
		SDn				-3.0	mA
		RD				-6.0	mA
I _{OS}	Short-circuit output current ³	V _{CC} = MAX		-60		-150	mA
I _{CC}	Supply current (total) ⁴	V _{CC} = MAX			15	21	mA

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
2. All typical values are at V_{CC} = 5V, T_{tamb} = 25°C.
3. Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.
4. Measure I_{CC} with the clock input grounded and all outputs open, with the Q and \bar{Q} outputs High in turn.

Dual J-K negative edge-triggered flip-flop with common clock and reset

74F114

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT	
			$V_{CC} = +5.0V$ $T_{amb} = +25^{\circ}C$ $C_L = 50pF, R_L = 500\Omega$			$V_{CC} = +5.0V \pm 10\%$ $T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C$ $C_L = 50pF, R_L = 500\Omega$			
			MIN	TYP	MAX	MIN	MAX		
f_{MAX}	Maximum clock frequency	Waveform 1	85	100		80		MHz	
t_{PLH} t_{PHL}	Propagation delay \bar{CP} to Q_n or \bar{Q}_n	Waveform 1	2.0 2.0	5.0 5.5	6.5 7.5	2.0 2.0	7.5 8.5	ns	
t_{PLH} t_{PHL}	Propagation delay \bar{SD}_n, \bar{RD} to Q_n or \bar{Q}_n	Waveform 2,3	2.0 2.0	4.5 4.5	6.5 6.5	2.0 2.0	7.5 7.5	ns	


AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT	
			$V_{CC} = +5.0V$ $T_{amb} = +25^{\circ}C$ $C_L = 50pF, R_L = 500\Omega$			$V_{CC} = +5.0V \pm 10\%$ $T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C$ $C_L = 50pF, R_L = 500\Omega$			
			MIN	TYP	MAX	MIN	MAX		
$t_S(H)$ $t_S(L)$	Setup time, High or Low J_n, K_n to \bar{CP}	Waveform 1	4.0 3.5			5.0 4.0		ns	
$t_h(H)$ $t_h(L)$	Hold time, High or Low J_n, K_n to \bar{CP}	Waveform 1	0.0 0.0			0.0 0.0		ns	
$t_w(H)$ $t_w(L)$	\bar{CP} Pulse width High or Low	Waveform 1	4.5 4.5			5.0 5.0		ns	
$t_w(L)$	\bar{SD}_n, \bar{RD} Pulse width Low	Waveform 2,3	4.5			5.0		ns	
t_{REC}	Recovery time \bar{SD}_n, RD to \bar{CP}	Waveform 2,3	4.5			5.0		ns	

AC WAVEFORMS

For all waveforms, $V_M = 1.5V$.

The shaded areas indicate when the input is permitted to change for predictable output performance.




Waveform 1. Propagation Delay for Data to Output, Data Setup Time and Hold Times, and Clock Pulse Width

SF00114


**Dual J-K negative edge-triggered flip-flop
with common clock and reset**

74F114



SF00115

Waveform 2. Propagation Delay for Set to Output, Set Pulse Width, and Recovery Time for Set to Clock





SF00116

Waveform 3. Propagation Delay for Reset to Output, Reset Pulse Width, and Recovery Time for Reset to Clock

Dual J-K negative edge-triggered flip-flop with common clock and reset

74F114

TEST CIRCUIT AND WAVEFORMS


DEFINITIONS:

R_L = Load resistor;

see AC ELECTRICAL CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance;
see AC ELECTRICAL CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of
pulse generators.

Input Pulse Definition

family	INPUT PULSE REQUIREMENTS					
	amplitude	V_M	rep. rate	t_w	t_{TLH}	t_{THL}
74F	3.0V	1.5V	1MHz	500ns	2.5ns	2.5ns

SF00006