


- TOP VIEW -



(V_{DD} = +5 V)

PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL
1	O	$\overline{\text{WR}}$	37	I/O	H0/PB0	73	I	$\overline{\text{IRQD}}$	109	O	A15
2	O	$\overline{\text{RD}}$	38	I/O	H1/PB1	74	I/O	D23	110	O	A14
3	I	SRD/PC7	39	—	GNDH	75	I/O	D22	111	—	GNDA
4	I/O	SC1/PC4	40	I/O	H2/PB2	76	—	GNDD	112	O	A13
5	—	GNDS	41	—	V _{DDH}	77	I/O	D21	113	—	V _{DDA}
6	O	STD/PC8	42	I/O	H3/PB3	78	I/O	D20	114	O	A12
7	I/O	SC2/PC5	43	I/O	H4/PB4	79	—	V _{DDD}	115	O	A11
8	I/O	SCK/PC6	44	I/O	H5/PB5	80	I/O	D19	116	O	A10
9	—	V _{DD} S	45	—	GNDH	81	I/O	D18	117	—	GNDA
10	I/O	SC0/PC3	46	I/O	H6/PB6	82	—	GNDD	118	O	A9
11	O	TXD/PC1	47	I/O	H7/PB7	83	I/O	D17	119	O	A8
12	—	GNDS	48	O	$\overline{\text{HREQ}}$ /PB13	84	I/O	D16	120	O	A7
13	I	RXD/PC0	49	I	HRW/PB11	85	I/O	D15	121	O	A6
14	I/O	SCLK/PC2	50	—	GNDH	86	I/O	D14	122	—	GNDA
15	I/O	TIO	51	I	$\overline{\text{HEN}}$ /PB12	87	—	GNDQ	123	—	V _{DDA}
16	O	PWAP0	52	—	V _{DDH}	88	—	V _{DDQ}	124	O	A5
17	O	PWAN0	53	I	$\overline{\text{HACK}}$ /PB14	89	—	GNDD	125	—	GNDQ
18	—	V _{DDQ}	54	I	HA0/PB8	90	I/O	D13	126	—	V _{DDQ}
19	—	GNDQ	55	I	HA1/PB9	91	I/O	D12	127	O	A4
20	I	PWAC0	56	—	GNDQ	92	—	V _{DDD}	128	O	A3
21	—	GNDW	57	—	V _{DDQ}	93	I/O	D11	129	O	A2
22	O	PWAP1	58	—	GNDH	94	I/O	D10	130	—	GNDA
23	O	PWAN1	59	I	HA2/PB10	95	—	GNDD	131	O	A1
24	I	PWAC1	60	I	EXTAL	96	I/O	D9	132	O	A0
25	—	V _{DDW}	61	O	XTAL	97	I/O	D8	133	O	$\overline{\text{PS}}$
26	O	PWAP2	62	—	GNDP	98	I/O	D7	134	—	V _{DDA}
27	O	PWAN2	63	I	PCAP	99	I/O	D6	135	O	$\overline{\text{DS}}$
28	I	PWAC2	64	—	V _{DDP}	100	—	GNDD	136	—	GNDA
29	—	GNDW	65	I	PINIT	101	I/O	D5	137	O	$\overline{\text{X/Y}}$
30	I	PWACLK	66	I	$\overline{\text{RESET}}$	102	I/O	D4	138	O	$\overline{\text{EXTP}}$
31	O	$\overline{\text{PWB0}}$	67	—	V _{DDCK}	103	—	V _{DDD}	139	I/O	DSI/OS0
32	O	$\overline{\text{PWB1}}$	68	O	CKOUT	104	I/O	D3	140	O	DSO
33	I	PWBC	69	—	GNDCK	105	I/O	D2	141	I	$\overline{\text{DR}}$
34	I	PWBCLK	70	I	MODA/ $\overline{\text{IRQA}}$	106	—	GNDD	142	—	GNDC
35	I	$\overline{\text{IRQC}}$	71	I	MODB/ $\overline{\text{IRQB}}$	107	I/O	D1	143	I/O	DSCK/OS1
36	—	NC	72	I	MODC/ $\overline{\text{NMI}}$	108	I/O	D0	144	—	V _{DDC}

INPUT

DR ; DEBUG REQUEST
 EXTAL ; EXTERNAL CLOCK/CRYSTAL
 HA0 - HA2 ; HOST ADDRESS
 $\overline{\text{HACK}}$; HOST ACKNOWLEDGE
 $\overline{\text{HEN}}$; HOST ENABLE
 $\overline{\text{HR/W}}$; HOST READ/WRITE
 $\overline{\text{IRQC}}$; EXTERNAL INTERRUPT REQUEST C
 $\overline{\text{IRQD}}$; EXTERNAL INTERRUPT REQUEST D
 $\overline{\text{MODA/IRQA}}$; MODE SELECT A/EXTERNAL INTERRUPT REQUEST A
 $\overline{\text{MODB/IRQB}}$; MODE SELECT B/EXTERNAL INTERRUPT REQUEST B
 $\overline{\text{MODC/NMI}}$; MODE SELECT C/NON-MASKABLE INTERRUPT REQUEST
 PCAP ; PLL FILTER CAPACITOR
 PINIT ; PLL INITIALIZATION
 PWAC0 - PWAC2 ; PULSE WIDTH MODULATOR A CARRIER
 PWACLK ; PULSE WIDTH MODULATOR A CLOCK
 PWBC ; PULSE WIDTH MODULATOR B CARRIER
 PWBCLK ; PULSE WIDTH MODULATOR B CLOCK
 $\overline{\text{RESET}}$; RESET
 RXD ; RECEIVE DATA
 SRD ; SSI RECEIVE DATA

OUTPUT

A0 - A15 ; ADDRESS BUS
 CKOUT ; OUTPUT CLOCK
 $\overline{\text{DS}}$; DATA MEMORY SELECT
 $\overline{\text{DSO}}$; DEBUG SERIAL OUTPUT
 $\overline{\text{EXTP}}$; EXTERNAL PERIPHERAL
 $\overline{\text{HREQ}}$; HOST REQUEST
 $\overline{\text{PS}}$; PROGRAM MEMORY SELECT
 PWAN0 - PWAN2 ; PULSE WIDTH MODULATOR A NEGATIVE
 PWAP0 - PWAP2 ; PULSE WIDTH MODULATOR A POSITIVE
 $\overline{\text{PWB0, PWB1}}$; PULSE WIDTH MODULATOR B OUTPUT
 $\overline{\text{RD}}$; READ ENABLE
 STD ; SSI TRANSMIT DATA
 TXD ; TRANSMIT DATA
 $\overline{\text{WR}}$; WRITE ENABLE
 XTAL ; CRYSTAL
 X/Y ; X/Y SELECT

INPUT/OUTPUT

D0 - D23 ; DATA BUS
 DSCK/OS1 ; DEBUG SERIAL CLOCK/CHIP STATUS 1
 DSI/OS0 ; DEBUG SERIAL INPUT/CHIP STATUS 0
 H0 - H7 ; HOST DATA BUS
 SC0 - SC2 ; SERIAL CONTROL 0, 1, 2
 SCK ; SSI SERIAL CLOCK
 SCLK ; SCI SERIAL CLOCK
 TIO ; TIMER/EVENT COUNTER INPUT/OUTPUT

74	D23	A15	109
75	D22	A14	110
77	D21	A13	112
78	D20	A12	114
80	D19	A11	115
81	D18	A10	116
83	D17	A9	118
84	D16	A8	119
85	D15	A7	120
86	D14	A6	121
90	D13	A5	124
91	D12	A4	127
93	D11	A3	128
94	D10	A2	129
96	D9	A1	131
97	D8	A0	132
98	D7		
99	D6	PWAP0	16
101	D5	PWAP1	22
102	D4	PWAP2	26
104	D3	PWAN0	17
105	D2	PWAN1	23
107	D1	PWAN2	27
108	D0		
37	H0/PB0		
38	H1/PB1	PS	133
40	H2/PB2	DS	135
42	H3/PB3	X/Y	137
43	H4/PB4	RD	2
44	H5/PB5	WR	1
46	H6/PB6	EXTP	138
47	H7/PB7		
54	HA0/PB8	CKOUT	68
55	HA1/PB9	XTAL	61
59	HA2/PB10		
10	SC0/PC3	HREQ/PB13	48
4	SC1/PC4	TXD/PC1	11
7	SC2/PC5	STD/PC8	6
20	PWAC0		
24	PWAC1		
28	PWAC2		
49	HRW/PB11		
51	HEN/PB12		
53	HACK/PB14		
13	RXD/PC0		
14	SCLK/PC2		
8	SCK/PC6		
3	SRD/PC7		
15	TIO		
30	PWACLK		
33	PWBC		
34	PWBCLK		
66	RESET		
70	MODA/IRQA		
71	MODB/IRQB		
72	MODC/NMI		
35	IRQC		
73	IRQD		
60	EXTAL		
63	PCAP		
65	PINIT		

