



DAC7621

For most current data sheet and other product information, visit www.burr-brown.com

12-Bit, Parallel Input DIGITAL-TO-ANALOG CONVERTER

FEATURES

- LOW POWER: 2.5mW
- FAST SETTLING: 7μs to 1 LSB
- 1mV LSB WITH 4.095V FULL-SCALE RANGE
- COMPLETE WITH REFERENCE
- 12-BIT LINEARITY AND MONOTONICITY OVER INDUSTRIAL TEMP RANGE
- ASYNCHRONOUS RESET TO 0V

APPLICATIONS


- PROCESS CONTROL
- DATA ACQUISITION SYSTEMS
- CLOSED-LOOP SERVO-CONTROL
- PC PERIPHERALS
- PORTABLE INSTRUMENTATION

DESCRIPTION

The DAC7621 is a 12-bit digital-to-analog converter (DAC) with guaranteed 12-bit monotonicity performance over the industrial temperature range. It requires a single +5V supply and contains an input register, latch, 2.435V reference, DAC, and high speed rail-to-rail output amplifier. For a full-scale step, the output will settle to 1 LSB within $7\mu s$. The device consumes 2.5mW (0.5mA at 5V).

The parallel interface is compatible with a wide variety of microcontrollers. The DAC7621 accepts a 12-bit parallel word, has a double-buffered input logic structure and provides data readback. In addition, two control pins provide a chip select (\overline{CS}) function and asynchronous clear (\overline{CLR}) input. The \overline{CLR} input can be used to ensure that the DAC7621 output is 0V on power-up or as required by the application.

The DAC7621 is available in a 20-lead SSOP package and is fully specified over the industrial temperature range of -40°C to +85°C.



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111

Twx: 910-952-1111 • Internet: http://www.burr-brown.com/ • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS

ELECTRICAL

At $T_A = -40^{\circ}C$ to +85°C, and $V_{DD} = +5V$, unless otherwise noted.

			DAC7621E		ı	DAC7621EI	3	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
RESOLUTION		12			*			Bits
ACCURACY Relative Accuracy(1) Differential Nonlinearity Zero-Scale Error Full Scale Voltage	Guaranteed Monotonic Code 000 _H Code FFF _H	-2 -1 -1 4.079	±1/2 ±1/2 +1 4.095	+2 +1 +3 4.111	-1 -1 * 4.087	±1/4 ±1/4 * 4.095	+1 +1 * 4.103	LSB LSB LSB V
ANALOG OUTPUT Output Current Load Regulation Capacitive Load Short-Circuit Current Short-Circuit Duration	Code 800_H $R_{LOAD} \ge 402\Omega$, Code 800_H No Oscillation GND or V_{DD}	±5	±7 1 500 ±20 Indefinite	3	*	* * * *	*	mA LSB pF mA
DIGITAL INPUT Data Format Data Coding Logic Family Logic Levels V _{IH} V _{IL} I _{IH} I _{II}		0.7 • V _{DD}	Parallel traight Bina CMOS	0.3 • V _{DD} ±10 ±10	*	* * *	* * *	V V µA uA
DYNAMIC PERFORMANCE Settling Time ⁽²⁾ (t _S) DAC Glitch Digital Feedthrough	To ±1 LSB of Final Value		7 5 2			* * *		μs nV-s nV-s
POWER SUPPLY V _{DD} I _{DD} Power Dissipation Power Supply Sensitivity TEMPERATURE RANGE	V_{IH} = 5V, V_{IL} = 0V, No Load, at Code 000_{H} V_{IH} = 5V, V_{IL} = 0V, No Load ΔV_{DD} = $\pm 5\%$	+4.75	+5.0 0.5 2.5 0.001	+5.25 1 5 0.004	*	* * * *	* * * *	V mA mW %/%
Specified Performance		-40		+85	*		*	°C


^{*} Same specification as for DAC7621E.

NOTES: (1) This term is sometimes referred to as Linearity Error or Integral Nonlinearity (INL). (2) Specification does not apply to negative-going transitions where the final output voltage will be within 3 LSBs of ground. In this region, settling time may be double the value indicated.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



PIN CONFIGURATION



PIN DESCRIPTIONS

PIN	LADEL	DESCRIPTION
PIN	LABEL	DESCRIPTION
1	CLR	Reset. Resets the DAC register to zero. Active LOW. Asynchronous input.
2	V_{DD}	Postive Power Supply
3	V _{OUT}	DAC Output Voltage
4	AGND	Analog Ground
5	DGND	Digital Ground
6	DB11	Data Bit 11, MSB
7	DB10	Data Bit 10
8	DB9	Data Bit 9
9	DB8	Data Bit 8
10	DB7	Data Bit 7
11	DB6	Data Bit 6
12	DB5	Data Bit 5
13	DB4	Data Bit 4
14	DB3	Data Bit 3
15	DB2	Data Bit 2
16	DB1	Data Bit 1
17	DB0	Data Bit 0, LSB
18	R/W	Read and Write Control
19	cs	Chip Select. Active LOW.
20	LOADDAC	Loads the internal DAC register. The DAC register is a transparent latch and is transparent when LOADDAC is LOW (regardless of the state of $\overline{\text{CS}}$ or CLK).

ABSOLUTE MAXIMUM RATINGS(1)

V _{DD} to GND	0.3V to 6V
Digital Inputs to GND	
V _{OUT} to GND	0.3V to V_{DD} + 0.3V
Power Dissipation	325mW
Thermal Resistance, θ_{JA}	150°C/W
Maximum Junction Temperature	+150°C
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	–65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

NOTE: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION

PRODUCT	MINIMUM RELATIVE ACCURACY (LSB)	DIFFERENTIAL NONLINEARITY (LSB)	SPECIFICATION TEMPERATURE RANGE	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾	ORDERING NUMBER ⁽²⁾	TRANSPORT MEDIA
DAC7621E DAC7621EB	±2 " ±1	±1 " ±1 "	-40°C to +85°C -40°C to +85°C	20-Lead SSOP 20-Lead SSOP	334 " 334 "	DAC7621E DAC7621E/1K DAC7621EB DAC7621EB/1K	Rails Tape and Reel Rails Tape and Reel

NOTES: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book. (2) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /1K indicates 1000 devices per reel). Ordering 1000 pieces of "DAC7621E/1K" will get a single 1000-piece Tape and Reel. For detailed Tape and Reel mechanical information, refer to Appendix B of Burr-Brown IC Data Book.

TIMING DIAGRAMS



TIMING SPECIFICATIONS


 $T_A = -40^{\circ}C$ to $+85^{\circ}C$


SYMBOL	DESCRIPTION		TYP	MAX	UNITS
t _{RCS}	CS LOW for Read	200			ns
t _{RDS}	R/\overline{W} HIGH to \overline{CS} LOW	10			ns
t _{RDH}	R/\overline{W} HIGH after \overline{CS} HIGH	0			ns
t _{DZ}	CS HIGH to Data Bus in High Impedance		100		ns
t _{CSD}	CS LOW to Data Bus Valid		100	160	ns
t _{WCS}	CS LOW for Write	50			
t _{WS}	R/\overline{W} LOW to \overline{CS} LOW	0			ns
t _{WH}	R/W LOW after CS HIGH	5			ns
t _{DS}	Data Valid to CS LOW	0			ns
t _{DH}	Data Valid after CS HIGH	5			ns
t _{LWD}	LOADDAC LOW	50			ns


LOGIC TRUTH TABLE


R/W	cs	LOADDAC	INPUT REGISTER	DAC REGISTER	MODE
L	L	L	Write	Write	Write
L	L	Н	Write	Hold	Write Input
Н	L	Н	Read	Hold	Read Input
X	Н	L	Hold	Update	Update
X	Н	Н	Hold	Hold	Hold
X = D	on't Car	e.	-		-


TYPICAL PERFORMANCE CURVES



















TYPICAL PERFORMANCE CURVES (CONT)



















TYPICAL PERFORMANCE CURVES (CONT)



















TYPICAL PERFORMANCE CURVES (CONT)














OPERATION

The DAC7621 is a 12-bit digital-to-analog converter (DAC) complete with an input shift register, DAC register, laser-trimmed 12-bit DAC, on-board reference, and a rail-to-rail output amplifier. Figure 1 shows the basic operation of the DAC7621.

INTERFACE

Figure 1 shows the basic connection between a microcontroller and the DAC7621. The interface consists of a Read/Write (R/ \overline{W}), data, and a load DAC signal ($\overline{LOADDAC}$). In addition, a chip select (\overline{CS}) input is available to enable the DAC7621 when there are multiple devices. The data format is Straight Binary. An asynchronous clear input (\overline{CLR}) is provided to simplify start-up or periodic resets. Table I shows the relationship between input code and output voltage.

DAC7621 Full-Scale Range = 4.095V Least Significant Bit = 1mV					
DIGITAL INPUT CODE STRAIGHT OFFSET BINARY (V) DESCRIPTION					
FFF _H 801 _H 800 _H 7FF _H 000 _H	+4.095 +2.049 +2.048 +2.047	Full Scale Midscale + 1 LSB Midscale Midscale - 1 LSB Zero Scale			

TABLE I. Digital Input Code and Corresponding Ideal Analog Output.

The digital data into the DAC7621 is double-buffered. This means that new data can be entered into the DAC without disturbing the old data and the analog output of the converter. At some point after the data has been entered into the serial shift register, this data can be transferred into the DAC register. This transfer is accomplished with a HIGH to LOW transition of the LOADDAC pin. However, the LOADDAC pin makes the DAC register transparent. If new data becomes available on the bus register while LOADDAC is LOW, the DAC output voltage will change as the data changes. To prevent this, $\overline{\text{CS}}$ must be returned HIGH prior to changing data on the bus.

At any time, the contents of the DAC register can be set to 000_H (analog output equals 0V) by taking the \overline{CLR} input LOW. The DAC register will remain at this value until \overline{CLR} is returned HIGH and $\overline{LOADDAC}$ is taken LOW to allow the contents of the input register to be transferred to the DAC register. If $\overline{LOADDAC}$ is LOW when \overline{CLR} is taken LOW, the DAC register will be set to 000_H and the analog output driven to 0V. When \overline{CLR} is returned HIGH, the DAC register and the analog output will respond accordingly.

DIGITAL-TO-ANALOG CONVERTER

The internal DAC section is a 12-bit voltage output device that swings between ground and the internal reference voltage. The DAC is realized by a laser-trimmed R-2R ladder network which is switched by N-channel MOSFETs. The DAC output is internally connected to the rail-to-rail output operational amplifier.




FIGURE 1. Basic Operation of the DAC7621.




FIGURE 2. Simplified Schematic of Analog Portion.

OUTPUT AMPLIFIER

A precision, low-power amplifier buffers the output of the DAC section and provides additional gain to achieve a 0V to 4.095V range. The amplifier has low offset voltage, low noise, and a set gain of 1.682V/V (4.095/2.435). See Figure 2 for an equivalent circuit schematic of the analog portion of the DAC7621.

The output amplifier has a $7\mu s$ typical settling time to ± 1 LSB of the final value. Note that there are differences in the settling time for negative-going signals versus positive-going signals.

The rail-to-rail output stage of the amplifier provides the full-scale range of 0V to 4.095V while operating on a supply voltage as low as 4.75V. In addition to its ability to drive resistive loads, the amplifier will remain stable while driving capacitive loads of up to 500pF. See Figure 3 for an equivalent circuit schematic of the amplifier's output driver and the Typical Performance Curves section for more information regarding settling time, load driving capability, and output noise.




FIGURE 3. Simplified Driver Section of Output Amplifier.

BURR-BROWN® DAC7621

POWER SUPPLY

A BiCMOS process and careful design of the bipolar and CMOS sections of the DAC7621 result in a very low power device. Bipolar transistors are used where tight matching and low noise are needed to achieve analog accuracy, and CMOS transistors are used for logic, switching functions and for other low power stages.

If power consumption is critical, it is important to keep the logic levels on the digital inputs (R/ \overline{W} , CLK, \overline{CS} , $\overline{LOADDAC}$, \overline{CLR}) as close as possible to either V_{DD} or ground. This will keep the CMOS inputs (see "Supply Current vs Logic Input Voltages" in the Typical Performance Curves) from shunting current between V_{DD} and ground.

The DAC7621 power supply should be bypassed as shown in Figure 1. The bypass capacitors should be placed as close to the device as possible, with the $0.1\mu F$ capacitor taking priority in this regard. The "Power Supply Rejection vs Frequency" graph in the Typical Performance Curves section shows the PSRR performance of the DAC7621. This should be taken into account when using switching power supplies or DC/DC converters.

In addition to offering guaranteed performance with V_{DD} in the 4.75V to 5.25V range, the DAC7621 will operate with reduced performance down to 4.5V. Operation between 4.5V and 4.75V will result in longer settling time, reduced performance, and current sourcing capability. Consult the " V_{DD} vs Load Current" graph in the Typical Performance Curves section for more information.

APPLICATIONS

POWER AND GROUNDING

The DAC7621 can be used in a wide variety of situations—from low power, battery operated systems to large-scale industrial process control systems. In addition, some applications require better performance than others, or are particularly sensitive to one or two specific parameters. This diversity makes it difficult to define definite rules to follow concerning the power supply, bypassing, and grounding. The following discussion must be considered in relation to the desired performance and needs of the particular system.

A precision analog component requires careful layout, adequate bypassing, and a clean, well-regulated power supply. As the DAC7621 is a single-supply, +5V component, it will often be used in conjunction with digital logic, microcontrollers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more difficult it will be to achieve good performance.

The DAC7621 has separate analog ground and digital ground pins. The current through DGND is mostly switching transients and are up to 4mA peak in amplitude. The current through AGND is typically 0.5mA.

For best performance, separate analog and digital ground planes with a single interconnection point to minimize ground loops. The analog pins are located adjacent to each other to help isolate analog from digital signals. Analog signals should be routed as far as possible from digital signals and should cross them at right angles. A solid analog ground plane around the D/A package, as well as under it in the vicinity of the analog and power supply pins, will isolate the D/A from switching currents. It is recommended that DGND and AGND be connected directly to the ground planes under the package.

If several DAC7621s are used, or if sharing supplies with other components, connecting the AGND and DGND lines together at the power supplies once, rather than at each chip, may produce better results.

The power applied to V_{DD} should be well regulated and lownoise. Switching power supplies and DC/DC converters will often have high-frequency glitches or spikes riding on the output voltage. In addition, digital components can create similar high frequency spikes as their internal logic switches states. This noise can easily couple into the DAC output voltage through various paths between V_{DD} and V_{OUT} .

As with the GND connection, V_{DD} should be connected to a +5V power supply plane or trace that is separate from the connection for digital logic until they are connected at the power entry point. In addition, the $10\mu F$ and $0.1\mu F$ capacitors shown in Figure 4 are strongly recommended and should be installed as close to V_{DD} and ground as possible. In some situations, additional bypassing may be required such as a $100\mu F$ electrolytic capacitor or even a "Pi" filter made up of inductors and capacitors—all designed to essentially lowpass filter the +5V supply, removing the high frequency noise (see Figure 4).




FIGURE 4. Suggested Power and Ground Connections for a DAC7621 Sharing a +5V Supply with a Digital System with a Single Ground Plane.