

Microcomputer Components

8-Bit CMOS Microcontroller





Data Sheet 08.94

SIEMENS

8-Bit CMOS Microcontroller

C502

Preliminary

- Fully compatible to standard 8051 microcontroller
- Versions for 12 / 20 MHz operating frequency
- 16 K × 8 ROM (SAB-C502-2R only)
- 256 × 8 RAM
- 256 × 8 XRAM (additional on-chip RAM)
- Eight datapointers for indirect addressing of program and external data memory (including XRAM)
- Four 8-bit ports
- Three 16 -bit Timers / Counters (Timer 2 with Up/Down Counter feature)
- USART with programmable 10-bit Baudrate-Generator
- Six interrupt sources, two priority levels
- Programmable 15-bit Watchdog Timer
- Oscillator Watchdog
- Fast Power On Reset
- Power Saving Modes
- P-DIP-40 package and P-LCC-44 package
- Temperature ranges: SAB-C502
 - SAF-C502

 T_{A} : 0 °C to 70 °C T_{A} : - 40 °C to 85 °C



The SAB-C502-L/C502-2R described in this document is compatible with the SAB 80C52 and can be used for all present SAB 80C52 applications.

The SAB-C502-2R contains a non-volatile 16 K \times 8 read-only program memory, a volatile 256 \times 8 read/write data memory, four ports, three 16-bit timers/counters, a six source, two priority level interrupt structure, a serial port and versatile fail save mechanisms. The SAB-C502-L/C502-2R incorporates 256 \times 8 additional on-chip RAM called XRAM. For higher performance eight datapointers are implemented. The SAB-C502-L is identical, except that it lacks the program memory on chip. Therefore the term SAB-C502 refers to both versions within this specification unless otherwise noted.

Ordering Information

Туре	Ordering Code	Package	Description (8-Bit CMOS microcontroller)
SAB-C502-LN	Q67120-C838	P-LCC-44	for external memory 12 MHz
SAB-C502-LP	Q67120-C889	P-DIP-40	
SAB-C502-2RN	Q67120-C839	P-LCC-44	with mask-programmable ROM, 12 MHz
SAB-C502-2RP	Q67120-C890	P-DIP-40	
SAB-C502-L20N	Q67120-C885	P-LCC-44	for external memory 20 MHz
SAB-C502-L20P	Q67120-C891	P-DIP-40	
SAB-C502-2R20N	Q67120-C884	P-LCC-44	with mask-programmable ROM, 20 MHz
SAB-C502-2R20P	Q67120-C892	P-DIP-40	
SAF-C502-LN	Q67120-C883	P-LCC-44	for external ROM, 12 MHz,
SAF-C502-LP	Q67120-C893	P-DIP-40	ext. temp. – 40 °C to 85 °C
SAF-C502-2RN	Q67120-C886	P-LCC-44	with mask-programmable ROM,
SAF-C502-2RP	Q67120-C894	P-DIP-40	12 MHz, ext. temp. – 40 °C to 85 °C
SAF-C502-L20N	Q67120-C887	P-LCC-44	for external memory, 20 MHz,
SAF-C502-L20P	Q67120-C895	P-DIP-40	ext. temp. – 40 °C to 85 °C
SAF-C502-2R20N	Q67120-C888	P-LCC-44	with mask-programmable ROM, 20 MHz, ext. temp. – 40 °C to 85 °C
SAF-C502-2R20P	Q67120-C896	P-DIP-40	

Note: Extended temperature range – 40 °C to 110 °C (SAH-C502) on request.

Pin Configuration

(top view)



(top view)





Logic Symbol

C502

Pin Definitions and Functions

Symbol	Pin N	umber	I/O*)	Function				
	P-LCC-44	P-DIP-40						
P1.7 – P1.0	9–2	8–1	1	Port 1 is a bidirectional I/O port with internal pull-up resistors. Port 1 pins that have 1s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, port 1 pins being externally pulled low will source current (I_{IL} , in the DC characteristics) because of the internal pull-up resistors. Port 1 also contains the timer 2 pins as secondary function. The output latch corre- sponding to a secondary function must be pro- grammed to a one (1) for that function to operate. The secondary functions are assigned to the pins of port 1, as follows:				
	2 3	1 2		P1.0 T2 Input to counter 2 P1.1 T2EX Capture - Reload trigger of timer 2 / Up-Down count				

*) I = Input O = Output

Pin Definitions and Functions (cont'd)

Symbol	Pin N	umber	I/O*)	Funct	Function			
	P-LCC-44	P-DIP-40						
P3.0 – P3.7	11, 13–19	10–17	Ι/Ο	Port 3 is a bidirectional I/O port with internal pull- resistors. Port 3 pins that have 1s written them are pulled high by the internal pull- resistors, and in that state can be used inputs. As inputs, port 3 pins being externa pulled low will source current (I_{IL} , in the I characteristics) because of the internal pull- resistors. Port 3 also contains the interru timer, serial port 0 and external memory stro pins that are used by various options. The o put latch corresponding to a secondary fur tion must be programmed to a one (1) for th function to operate. The secondary functions are assigned to t pins of port 3, as follows:				
	11	10			R×D	receiver data input (asynchronous) or data input/ output (synchronous) of serial		
	13	11		P3.1	T×D	interface 0 transmitter data output (asynchronous) or clock output (synchronous) of the serial interface 0		
	14	12		P3.2	INT0	interrupt 0 input/timer 0 gate control		
	15	13		P3.3	INT1	interrupt 1 input/timer 1 gate control		
	16	14		P3.4	Т0	counter 0 input		
	17	15		P3.5	T1	counter 1 input		
	18	16		P3.6	WR	the write control signal latches the data byte from port 0 into the external data memory		
	19	17		P3.7	RD	the read control signal enables the external data memory to port 0		
XTAL2	20	18	_	XTAL: Outpu		e inverting oscillator amplifier		

*)I = Input O = Output

Pin Definitions and Functions (cont'd)

Symbol	Pin N	umber	I/O*)	Function			
	P-LCC-44	P-DIP-40					
XTAL1	21 19 –		_	XTAL1 Input to the inverting oscillator amplifier and input to the internal clock generator circuits. To drive the device from an external clock source, XTAL1 should be driven, while XTAL2 is left unconnected. There are no requirement on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is divided down by a divide-by-two flip-flop. Minimum and maximum high and low times as well as rise fall times specified in the AC characteristics must be observed.			
P2.0 – P2.7	24–31	21–28	I/O	Port 2 ia a bidirectional I/O port with internal pull-up resistors. Port 2 pins that have 1s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, port 2 pins being externally pulled low will source current (I_{IL} , in the DC characteristics) because of the internal pull-up resistors. Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application it uses strong internal pull-up resistors when issuing 1s. During accesses to external data memory that use 8-bit addresses (MOVX @Ri), port 2 issues the contents of the P2 special function register.			
PSEN	32	29	0	The Program Store Enable output is a control signal that enables the external program memory to the bus during external fetch operations. It is activated every six oscillator periodes except during external data memory accesses. Remains high during internal program execution.			

*) I = Input O = Output

Pin Definitions and Functions (cont'd)

Symbol	Pin N	umber	I/O*)	Function				
	P-LCC-44	P-DIP-40						
RESET	10 9 I		1	RESET A high level on this pin for two machine cycle while the oscillator is running resets the device. An internal diffused resistor to V_{ss} permits power-on reset using only an external capacitor to V_{cc} .				
ALE	33	30	0	The Address Latch Enable output is used for latching the low-byte of the address into external memory during normal operation. It is activated every six oscillator periodes except during an external data memory access.				
ĒĀ	35	31	1	External Access Enable When held at high level, instructions are fetched from the internal ROM (SAB-C502-2R only) when the PC is less than 4000 _H . When held at low level, the SAB-C502 fetches all instructions from external program memory. For the SAB-C502-L this pin must be tied low.				
P0.0 – P0.7	43–36	39–32	I/O	Port 0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1s written to them float, and in that state can be used as high- impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program or data memory. In this application it uses strong internal pull-up resistors when issuing 1s. Port 0 also outputs the code bytes during program verification in the SAB-C502-2R. External pull-up resistors are required during program verification.				
V _{SS}	22	20	-	Circuit ground potential				
V _{cc}	44	40	-	Supply terminal for all operating modes				
N.C.	1, 12, 23, 34	-	-	No connection				

*) I = Input O = Output

Functional Description

The SAB-C502 is fully compatible to the standard 8051 microcontroller family.

It is compatible with the SAB 80C52. While maintaining all architectural and operational characteristics of the SAB 80C52 the SAB-C502 incorporates some enhancements in the Timer2 and Fail Save Mechanism Unit.

Figure 1 shows a block diagram of the SAB-C502.





CPU

The SAB-C502 is efficient both as a controller and as an arithmetic processor. It has extensive facilities for binary and BCD arithmetic and excels in its bit-handling capabilities. Efficient use of program memory results from an instruction set consisting of 44 % one-byte, 41 % two-byte, and 15 % three-byte instructions. With a 12 MHz crystal, 58 % of the instructions execute in 1.0 μ s (18 MHz : 667 ns).

Special Function Register PSW

	MSB							LSB	
Bit No.	7	6	5	4	3	2	1	0	
Addr. D0 _H	CY	AC	F0	RS1	RS0	OV	F1	Р	PSW

Bit	Function					
СҮ		Carry Flag				
AC		Auxiliary Carry Flag (for BCD operations)				
F0		General Purpose Flag				
RS1	RS0	Register Bank select control bits				
0	0	Bank 0 selected, data address 00 _H - 07 _H				
0	1	Bank 1 selected, data address 08 _H - 0F _H				
1	0	Bank 2 selected, data address 10 _H - 17 _H				
1	1	Bank 3 selected, data address 18 _H - 1F _H				
ον		Overflow Flag				
F1		General Purpose Flag				
P		Parity Flag. Set/cleared by hardware each instruction cycle to indicate an odd/ even number of "one" bits in the accumulator, i.e. even parity.				

Reset value of PSW is 00H.

Special Function Registers

All registers, except the program counter and the four general purpose register banks, reside in the special function register area.

The 36 special function register (SFR) include pointers and registers that provide an interface between the CPU and the other on-chip peripherals. There are also 128 directly addressable bits within the SFR area.

All SFRs are listed in **table 1**, **table 2** and **table 3**. In **table 1** they are organized in numeric order of their addresses. In **table 2** they are organized in groups which refer to the functional blocks of the SAB-C502. **Table 3** illustrates the contents of the SFRs.

Address	Register	Contents after Reset	Address	Register	Contents after Reset
80 _H	P0 ¹⁾	FF _H	98 _H	SCON ¹⁾	00 _H
81 _H	SP	07 _H	99 _H	SBUF	XX _H ²⁾
82 _H	DPL	00 _H	9A _H	reserved	XX _H ²⁾
83 _H	DPH	00 _H	9B _H	reserved	XX _H ²⁾
⁸⁴ H	reserved		9CH	reserved	XX _H ²⁾
85 _H	reserved		9DH	reserved	XX _H ²⁾
86 _H	WDTREL	00 _H	9E _H	reserved	XX _H ²⁾
87 _H	PCON	000X0000 _{B²⁾}	9F _H	reserved	XX _H ²⁾
88 _H	TCON ¹⁾	00 _H	A0 _H	P2 ¹⁾	FFH
89 _H	TMOD	00 _H	A1 _H	reserved	XX _H ²⁾
8A _H	TL0	00 _H	A2 _H	reserved	XX _H ²⁾
8B _H	TL1	00 _H	A3 _H	reserved	XX _H ²⁾
8C _H	TH0	00 _H	A4 _H	reserved	XX _H ²⁾
8D _H	TH1	00H	A5 _H	reserved	XX _H ²⁾
8EH	reserved	XX _H ²⁾	A6 _H	reserved	XX _H ²⁾
8F _H	reserved	XX _H ²⁾	A7 _H	reserved	XX _H ²⁾
90 _H	P1 ¹⁾	FFH	A8 _H	IE ¹⁾	0X000000B ²⁾
91 _H	XPAGE	00 _H	A9 _H	reserved	XX _H ²⁾
92 _H	DPSEL	XXXXX000 _{B²⁾}	AAH	SRELL	D9 _H
93 _H	reserved	XX _{H²⁾}	ABH	reserved	XX _H ²⁾
94 _H	XCON	F8 _H	ACH	reserved	XX _H ²⁾
95 _H	reserved	XX _H ²⁾	ADH	reserved	XX _H ²⁾
96 _H	reserved	XX _H ²⁾	AEH	reserved	XX _H ²⁾
97 _H	reserved	XX _H ²⁾	AF _H	reserved	XX _H ²⁾

Table 1Special Function Register in Numeric Order of their Addresses

¹⁾: Bit-addressable Special Function Register

²⁾: X means that the value is indeterminate and the location is reserved

Table 1 Special Function Register in Numeric Order of their Addresses (cont'd)

Address	Register	Contents after Reset	Address	Register	Contents after Reset
B0 _H	P3 ¹⁾	FF _H	D8 _H	BAUD	0XXXXXXAB
B1 _H	SYSCON	XXXXXX01B ²⁾	D9 _H	reserved	XX _{H²⁾}
B2 _H	reserved	XX _{H²⁾}	DAH	reserved	XX _H ²⁾
B3 _H	reserved	XX _H ²⁾	DB _H	reserved	XX _H ²⁾
B4 _H	reserved	XX _H ²⁾		reserved	XX _H ²⁾
B5 _H	reserved	XX _H ²⁾	DD _H	reserved	XX _H ²⁾
N6 _H	reserved	XX _H ²⁾	DEH	reserved	XX _H ²⁾
в7 _Н	reserved	XX _H ²⁾	DF _H	reserved	XX _H ²⁾
B8 _H	IP ¹⁾	X000000 _B ²⁾	E0 _H	ACC ¹⁾	00 _H
B9 _H	reserved	XX _H ²⁾	E1 _H	reserved	XX _H ²⁾
BAH	SRELH	XXXXXX11 _{B²⁾}	E2 _H	reserved	XX _H ²⁾
BBH	reserved	XX _{H²⁾}	E3 _H	reserved	XX _H ²⁾
BC _H	reserved	XX _H ²⁾	E4 _H	reserved	XX _H ²⁾
BD _H	reserved	XX _H ²⁾	E5 _H	reserved	XX _H ²⁾
BEH	reserved	XX _H ²⁾	E6 _H	reserved	XX _H ²⁾
BFH	reserved	XX _H ²⁾	E7 _H	reserved	XX _H ²⁾
C0H	WDCON ¹⁾	XXXX0000 _B ²⁾	E8 _H	reserved	XX _H ²⁾
C1 _H	reserved	XX _{H²⁾}	E9 _H	reserved	XX _H ²⁾
C2 _H	reserved	XX _H ²⁾	EAH	reserved	XX _H ²⁾
C3 _H	reserved	XX _H ²⁾	EBH	reserved	XX _H ²⁾
C4 _H	reserved	XX _H ²⁾	ECH	reserved	XX _H ²⁾
C5 _H	reserved	XX _H ²⁾	EDH	reserved	XX _H ²⁾
C6 _H	reserved	XX _H ²⁾	EEH	reserved	XX _H ²⁾
C7 _H	reserved	XX _H ²⁾	EFH	reserved	XX _H ²⁾
C8 _H	T2CON ¹⁾	00 _H	F0 _H	B ¹⁾	00 _H
C9H	T2MOD	XXXXXXX0B ²⁾	F1 _H	reserved	XX _H ²⁾
CAH	RC2L	00 _H	F2 _H	reserved	XX _H ²⁾
СВН	RC2H	00 _H	F3 _H	reserved	XX _H ²⁾
CCH	TL2	00 _H	F4 _H	reserved	XX _H ²⁾
CDH	TH2	00H	F5 _H	reserved	XX _H ²⁾
CEH	reserved	XX _H ²⁾	F6 _H	reserved	XX _H ²⁾
CF _H	reserved	XX _H ²⁾	F7 _H	reserved	XX _H ²⁾
D0 _H	PSW ¹⁾	00 _H	F8 _H	reserved	XX _H ²⁾
D1 _H	reserved	XX _H ²⁾	F9 _H	reserved	XX _H ²⁾
D2 _H	reserved	XX _H ²⁾	FAH	reserved	XX _H ²⁾
D3 _H	reserved	XX _H ²⁾	FBH	reserved	XX _H ²⁾
D4 _H	reserved	XX _H ²⁾	FCH	reserved	XX _H ²⁾
D5 _H	reserved	XX _H ²⁾	FD _H	reserved	XX _H ²⁾
D6 _H	reserved	XX _H ²⁾	FEH	reserved	XX _H ²⁾
D7 _H	reserved	XX _H ²⁾	FFH	reserved	XX _H ²⁾

1): Bit-addressable Special Function Register2): X means that the value is indeterminate and the location is reserved

Table 2 **Special Function Registers - Functional Blocks**

Block	Symbol	Name	Address	Contents after Reset
CPU	ACC B DPH DPL DPSEL PSW SP	Accumulator B-Register Data Pointer, High Byte Data Pointer, Low Byte Data pointer select register Program Status Word Register Stack Pointer	$\begin{array}{c} \textbf{E0}_{\textbf{H}}^{1)} \\ \textbf{F0}_{\textbf{H}}^{1)} \\ 83_{\textbf{H}} \\ 82_{\textbf{H}} \\ 92_{\textbf{H}} \\ \textbf{D0}_{\textbf{H}}^{1)} \\ 81_{\textbf{H}} \end{array}$	00 _H 00 _H 00 _H 00 _H XXXX X000 B ³⁾ 00 _H 07 _H
Interrupt System	IE IP	Interrupt Enable Register Interrupt Priority Register	A8 _H ¹⁾ B8 _H ¹⁾	0X00 0000 B ³⁾
Ports	P0 P1 P2 P3	Port 0 Port 1 Port 2 Port 3	80H ¹⁾ 90H ¹⁾ A0H ¹⁾ B0H ¹⁾	FF _H FF _H FF _H FF _H
XRAM	XPAGE XCON SYSCON	Page addr. reg. for XRAM XRAM startaddress (highbyte) XRAM control register	91 _H 94 _H B1 _H	00 _H F8 _H XXXX XX01 _B ³⁾
Serial Channels	PCON ²⁾ SBUF SCON SRELL SRELH BAUD	Power Control Register Serial Channel Buffer Reg. Serial Channel Control Reg. Baudrate Generator Reloadvalue, Lowbyte Baudrate Generator Reloadvalue, Highbyte Baudrate Generator Enable Bit	87 _H 99 _H 98_H ¹⁾ AA _H BA _H D8_H ¹⁾	$\begin{array}{c} 00_{H} \\ XX_{H}^{3)} \\ 00_{H} \\ D9_{H} \\ XXXX \ XX11_{B}^{3)} \\ 0XXX \ XXXX_{B}^{3)} \end{array}$
Timer 0/ Timer 1	TCON TH0 TH1 TL0 TL1 TMOD	Timer 0/1 Control Register Timer 0, High Byte Timer 1, High Byte Timer 0, Low Byte Timer 1, Low Byte Timer Mode Register	88 _H ¹⁾ 8C _H 8D _H 8A _H 8B _H 89 _H	00 _H 00 _H 00 _H 00 _H 00 _H
Timer 2	T2CON T2MOD RC2L RC2H TH2 TL2	Timer 2 Control Register Timer 2 Mode Register Timer 2, Reload Capture Register, Low Byte Timer 2, Reload Capture Register, High Byte Timer 2, High Byte Timer 2, Low Byte	С8 _Н ¹⁾ С9 _Н СА _Н СВ _Н СD _Н СС _Н	00 _H XXXX XXX0 B ³⁾ 00 _H 00 _H 00 _H
Watchdog	WDCON WDTREL	Watchdog Timer Control Register Watchdog Timer Reload Reg.	C0_H¹⁾ 86 _H	XXXX 0000 _B ³⁾ 00 _H
Pow. Sav. Modes	PCON ²⁾	Power Control Register	87 _H	000X 0000 _{B³⁾}

 ¹⁾: Bit-addressable special function registers
 ²⁾: This special function register is listed repeatedly since some bits of it also belong to other functional blocks. ³⁾: X means that the value is indeterminate and the location is reserved

Table 3

Contents of SFR's, SFR's in Numeric Order

Address	Register	Bit 7	6	5	4	3	2	1	0
⁸⁰ H	P0								
81 _H	SP				 				
82 _H	DPL				 				
83 _H	DPH				I I				
86 _H	WDTREL			 	I	 			
87 _H	PCON	SMOD	PDS	IDLS	· _	GF1	GF0	PDE	IDLE
⁸⁸ H	TCON	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
⁸⁹ H	TMOD	GATE	C/T	M1	MO	GATE	C/T	M1	MO
8A _H	TL0							 	
8BH	TL1							1	
8C _H	TH0							1	
8D _H	TH1								
90 _H	P1								
91 _H	XPAGE			 	 	 		 	
92 _H	DPSEL	_	_	_		_	.2	.1	0.
94 _H	XCON				I	 		1	
98 _H	SCON	SM0	SM1	SM2	REN	TB8	RB8	TI	RI
99 _H	SBUF			 	1			1	1
A0 _H	P2								
A8 _H	IE	EA	_	ET2	ES	ET1	EX1	ETO	EX0
AAH	SRELL				 			 	



bit and byte addressable



- = reserved

not bit addressable

Table 3 Contents of SFRs, SFRs in Numeric Order (cont'd)

Address	Register	Bit 7	6	5	4	3	2	1	0
B0 _H	P3								
B1 _H	SYSCON	_	<u> </u>		_	_		XMAP1	XMAP0
B8 _H	IP	_	PADC	PT2	PS	PT1	PX1	PT0	PX0
BAH	SRELH				 				
C0 _H	WDCON	_	-	-	_	OWDS	WDTS	WDT	SWDT
C8 _H	T2CON	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2
C9 _H	T2MOD	-	· _		· _	· _	· _	· _	DCEN
CAH	RC2L		1	1	1	1	1	1	
СВ _Н	RC2H		1		1	1			
сс _Н	TL2								
CD _H	TH2								
D0 _H	PSW	CY	AC	F0	RS1	RS0	OV	F1	Р
D8 _H	BAUD	BD	-	_	_	-	_	_	-
E0 _H	ACC								
F0 _H	В								



bit and byte addressable



not bit addressable

- = reserved

Timer/Counter 0 and 1

Timer/Counter 0 and 1 can be used in four operating modes as listed in table 4:

Table 4

Timer/Counter 0 and 1 Operating Modes

Mode	Description TMOI					Inp	out Clock	
		Gate	C/T	M1	MO	internal	external (max)	
0	8-bit timer/counter with a divide-by-32 prescaler	X	Х	0	0	$f_{\rm OSC}/_{12 \times 32}$	$f_{\rm OSC}/_{\rm 24 \times 32}$	
1	16-bit timer/counter	X	Х	0	1	$f_{\rm OSC}/_{12}$	$f_{\rm OSC}/_{\rm 24}$	
2	8-bit timer/counter with 8-bit auto-reload	Х	Х	1	0	$f_{\rm OSC}/_{12}$	$f_{\rm OSC}/_{\rm 24}$	
3	Timer/counter 0 used as one 8-bit timer/counter and one 8-bit timer Timer 1 stops	X	Х	1	1	fosc/12	fosc/24	

In "timer" function (C/ \overline{T} = '0') the register is incremented every machine cycle. Therefore the count rate is $f_{OSC}/12$.

In "counter" function the register is incremented in response to a 1-to-0 transition at its corresponding external input pin (P3.4/T0, P3.5/T1). Since it takes two machine cycles to detect a falling edge the max. count rate is $f_{OSC}/24$. External inputs $\overline{INT0}$ and $\overline{INT1}$ (P3.2, P3.3) can be programmed to function as a gate to facilitate pulse width measurements. **Figure 2** illustrates the input clock logic.



Figure 2 Timer/Counter 0 and 1 Input Clock Logic

Timer 2

Timer 2 is a 16-bit Timer/Counter with up/down count feature. It can operate either as timer or as an event counter which is selected by bit $C/\overline{T2}$ (T2CON.1). It has three operating modes as shown in **table 5**.

Table 5Timer/Counter 2 Operating Modes

	T	2CON		T2MOD	T2CON			Input	Clock
Mode	R×CLK or T×CLK	CP/ RL2	TR2	DCEN	EXEN	P1.1/ T2EX	Remarks	internal	external (P1.0/T2)
16-bit Auto-	0	0	1	0	0	Х	reload upon overflow		
reload	0	0	1	0	1	\downarrow	reload trigger (falling edge)	<i>f</i> _{OSC} /12	max _{fosc} /24
	0	0	1	1	Х	0	Down counting		0
	0	0	1	1	Х	1	Up counting		
16-bit Cap- ture	0	1	1	Х	0	Х	16-bit Timer/ Counter (only up-counting)		max
	0	1	1	X	1	Ļ	capture TH2, TL2 \rightarrow RC2H, RC2L	f _{osc} /12	$f_{\rm OSC}/24$
Baud Rate Gene-	1	Х	1	Х	0	Х	no overflow interrupt request (TF2)	6 10	max
rator	1	Х	1	X	1	Ļ	extra external interrupt ("Timer 2")	f _{osc} /2	f _{osc} /24
off	Х	Х	0	Х	Х	Х	Timer 2 stops	_	_

Note: $\downarrow =$ falling edge

The serial port is full duplex and can operate in four modes (one synchronous mode, three asynchronous modes) as illustrated in **table 6**. **Figure 3** illustrates the block diagram of Baudrate generation for the serial interface.

Table 6 USART Operating Modes

Mede	SCON		Baudrate	Description
Mode	SM0	SM1		
0	0	0	f _{osc} /12	Serial data enters and exits through R×D. T×D outputs the shift clock. 8-bit are transmitted/received (LSB first)
1	0	1	Timer 1/2 overflow rate or Baudrate Generator	8-bit UART 10 bits are transmitted (through T×D) or received (R×D)
2	1	0	$f_{\rm OSC}/32$ or $f_{\rm OSC}/64$	9-bit UART 11 bits are transmitted (T×D) or received (R×D)
3	1	1	Timer 1/2 overflow rate or Baudrate Generator	9-bit UART Like mode 2 except the variable baud rate



Figure 3 Block Diagram of Baud Rate Generation for Serial Interface

The possible baudrate can be calculated using the formulas given in **table 7**.

Table 7 Baudrates

Baud Rate derived from	Interface Mode	Baudrate
Oscillator	0 2	$f_{\rm OSC}$ /12 (2 ^{SMOD} × $f_{\rm OSC}$)/64
Timer 1 (16-bit timer) (8-bit timer with 8-bit autoreload)	1,3 1,3	$(2^{\text{SMOD}} \times \text{timer 1 overflow rate})/32$ $(2^{\text{SMOD}} \times f_{\text{OSC}})/(32 \times 12 \times (256\text{-TH1}))$
Timer 2	1,3	$f_{\rm OSC}/(32 \times (65536-(RC2H, RC2L)))$
Baudrate Generator	1,3	$(2^{\text{SMOD}} \times f_{\text{OSC}})/(64 \times (2^{10}-\text{SREL}))$

The internal baudrate generator consists of a free running 10-bit timer with $f_{OSC}/2$ input frequency. The internal baudrate generator is selected by setting bit BD in SFR BAUD.

Additional On-Chip RAM - XRAM

The SAB-C502 contains another 256byte of On-Chip RAM additional to the 256bytes internal RAM. This RAM is called XRAM ('eXtended RAM') in this document.

The additional ON-Chip RAM is logically located in the external data memory range. The highbyte of the XRAM address range startaddress is programmable by SFR XCON (94_H). The reset value of XCON is 0F8_H (that is, XRAM address range F800H_H ... F8FF_H).

The contents of the XRAM is not affected by a reset. After power up the contents is undefined, while it remains unchanged during and after reset as long as the power supply is not turned off. The XRAM is controlled by SFR SYSCON as shown in **table 8**.

SFR S	YSCON	Description
XMAP1	XMAP0	
0	1	Resetvalue. Access to XRAM is disabled. When cleared it can be set again only by a reset
0	0	XRAM enabled
1	0	XRAM enabled. The signals $\overline{\text{RD}}$ and $\overline{\text{WR}}$ are activated during accesses to XRAM

Table 8 Control of the XRAM

Because of the XRAM is used in the same way as external data memory the same instruction types must be used for accessing the XRAM. A general overview gives **table 9**.

Table 9 Accessing the XRAM

Instruction using	Instruction	Remarks
DPTR	MOVX A @DPTR MOVX @ DPTR,A	Normally the use of these instructions would use a physically external memory. However, in the SAB-C502 the XRAM is accessed if it is enabled.
R0/R1 (page mode)	MOVX A, @Ri MOVX@Ri,A	Normally Port 2 serves as page register. However, the distinction, whether Port 2 is as general purpose I/O or as "page address" is made by the external design. Hence a special SFR XPAGE is implemented the serve the same function for the XRAM as Port 2 for external data memory.

Note: When writing the page address (in page mode) at Port2 the value is also written in XPAGE. However when writing XPAGE the value at PORT2 is not changed!

The behaviour of Port0/Port2 and RD/WR during MOVX accesses is shown in table 10.

			EA = 0			EA = 1	
		XMAP1, XMAP0			XMAP1, XMAP0		
		00	10	X1	00	10	X1
MOVX	DPTR outside XRAM address range (DPH ≠ XCON)	 a) P0/P2 → Bus b) RD/WR active c) ext. memory is used 	 a) P0/P2 → Bus b) RD/WR active c) ext. memory is used 	 a) P0/P2 → Bus b) RD/WR active c) ext. memory is used 	 a) P0/P2 → Bus b) RD/WR active c) ext. memory is used 	 a) P0/P2 → Bus b) RD/WR active c) ext. memory is used 	 a) P0/P2 → Bus b) RD/WR active c) ext. memory is used
@DPTR	DPTR within XRAM address range (DPH = XCON)	 a) P0/P2 → Bus (WR-Data only) b) RD/WR inactive c) XRAM is used 	 a) P0/P2 → Bus (WR-Data only) b) RD/WR active c) XRAM is used 	a) P0/P2 → Bus b) RD/WR active c) ext. memory is used	 a) P0/P2 → I/O b) RD/WR inactive c) XRAM is used 	 a) P0/P2 → Bus (WR-Data only) b) RD/WR active c) XRAM is used 	 a) P0/P2 → Bus b) RD/WR active c) ext. memory is used
MOVX	XPAGE outside XRAM addr. page range (XPAGE ≠ XCON)	a) P0 → Bus P2 → I/O b) RD/WR active c) ext. memory is used	a) P0 → Bus P2 → I/O b) RD/WR active c) ext. memory is used	a) P0 → Bus P2 → I/O b) RD/WR active c) ext. memory is used	a) P0 → Bus P2 → I/O b) RD/WR active c) ext. memory is used	a) P0 → Bus P2 → I/O b) RD/WR active c) ext. memory is used	a) P0 → Bus P2 → I/O b) RD/WR active c) ext. memory is used
@Ri	XPAGE within XRAM addr. page range (XPAGE = XCON)	a) P0 → Bus (WR-Data only) P2 → I/O b) RD/WR inactive c) XRAM is used	a) P0 → Bus (WR-Data only) P2 → I/O b) RD/WR active c) XRAM is used	a) P0 → Bus P2 → I/O b) RD/WR active c) ext. memory is used	 a) P0/P2 → I/O b) RD/WR inactive c) XRAM is used 	a) P0 → Bus (WR-Data only) P2 → I/O b) RD/WR active c) XRAM is used	a) P0 → Bus P2 → I/O b) RD/WR active c) ext. memory is used

modes compatible to the standard 8051-family

SIEMENS

Eight Datapointers for Faster External Bus Access

The SAB-C502 contains a set of eight 16-bit-Datapointer (DPTR) from which the actual DPTR can be selected.

This means that the user's program may keep up to eight 16-bit addresses resident in these registers, but only one register at the time is selected to be the datapointer. Thus the DPTR in turn is accessed (or selected) via indirect addressing. This indirect addressing is done through a special function register (SFR) called DPSEL (data pointer select register, Bits 0 to 2). All instructions of the SAB-C502 which handle the DPTR therefore affect only one of the eight pointers which is addressed by DPSEL at that very moment.

A 3-bit field in SFR DPSEL points to the currently used DPTRx:

DPSI	ΞL		selected DPTR
.2	.1	.0	
0	0	0	DPTR 0
0	0	1	DPTR 1
0	1	0	DPTR 2
0	1	1	DPTR 3
1	0	0	DPTR 4
1	0	1	DPTR 5
1	1	0	DPTR 6
1	1	1	DPTR 7
			1

Interrupt System

The SAB-C502 provides 6 interrupt sources with two priority levels. **Figure 4** gives a general overview of the interrupt sources and illustrates the request and control flags.



Figure 4 Interrupt Request Sources

Source (Request Flags)	Vector	Vector Address
IE0	External interrupt 0	0003 _H
TF0	Timer 0 interrupt	000BH
IE1	External interrupt 1	0013 _H
TF1	Timer 1 interrupt	001BH
RI + TI	Serial port interrupt	0023 _H
TF2 + EXF2	Timer 2 interrupt	002BH

A low-priority interrupt can itself be interrupted by a high-priority interrupt, but not by another lowpriority interrupt. A high-priority interrupt cannot be interrupted by any other interrupt source.

If two requests of different priority level are received simultaneously, the request of higher priority is serviced. If requests of the same priority are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence as shown in **table 12**.

Table 12Interrupt Priority-within-Level

Interrupt S	Priority	
External Interrupt 0,	IEO	High
Timer 0 Interrupt,	TF0	
External Interrupt 1,	IE1	\downarrow
Timer 1 Interrupt,	TF1	
Serial Channel,	RI or TI	
Timer 2 Interrupt,	TF2 or EXF2	Low

The SAB-C502 offers enhanced fail safe mechanisms, which allow an automatic recovery from software upset or hardware failure.

1) Watchdog Timer (15 bit, WDT)

2) Oscillator Watchdog (OWD)

1) Watchdog Timer (WDT)

The Watchdog Timer in the SAB-C502 is a 15-bit timer, which is incremented by a count rate of either $f_{CYCLE}/2$ or $f_{CYCLE}/32$ ($f_{CYCLE} = f_{OSC}/12$). That is, the machine clock is divided by a series of arrangement of two prescalers, a divide-by-two and a divide-by-16 prescaler. The latter is enabled by setting bit WDTREL.7.

Figure 5 shows the block diagram of the programmable Watchdog Timer.



Figure 5 Block Diagram of the Programmable Watchdog Timer - Starting and refreshing the WDT

Table 13 gives an overview how to start and refresh the WDT. The mentioned bits are located inSFR WDCON.

Table 13Starting and Refreshing the WDT

Function	E	xample	Remarks
Starting WD	SETB	SWDT	Cannot be stopped during active mode of the device. WDT is halted during idle mode, power down mode or the oscillator watchdog reset is active.
Refreshing WD	SETB SETB	WDT SWDT	Double instruction sequence (setting bit WDT and SWDT consecutively) to increase system security.

- Watchdog reset and watchdog status flag (WDTS)

If the software fails to clear the watchdog in time, an internally generated watchdog reset is entered at the counter state $7FFC_H$. The duration of the reset signal then depends on the prescaler selection (either 8 or 128 cycles). This internal reset differs from an external one in so far as the Watchdog Timer is not disabled and bit WDTS (SFR WDCON) is set. The WDTS is a flip-flop, which is set by a Watchdog Timer reset and can be cleared by an external hardware reset. Bit WDTS allows the software to examine from which source the reset was activated. The bit WDTS can also be cleared by software.

2) Oscillator Watchdog (OWD)

The OWD consists of an internal RC oscillator which provides the reference frequency for the comparison with the frequency of the on-chip oscillator.

Figure 6 shows the block diagram of the oscillator watchdog unit while table 14 shows the effect when the OWD becomes activ/inactiv.





Figure 6 Functional Block Diagram of the Oscillator Watchdog

Table 14 Effects of the OWD

Conditions	Effect
$f_{\rm OSC}$ < $f_{\rm RC}/5$	Switch input of internal clock system to RC oscillator output Activating internal reset at the same time (reset sequence is clocked by RC-oscillator). Exception from effects of a Hardware Reset: Watchdog Timer Status Flag, WDTS is not reset Oscillator Watchdog Status Flag, OWDS is set
$f_{\rm OSC}$ > $f_{\rm RC}/5$	Input of internal clock system is $f_{OSC}/2$. When failure condition ($f_{OSC} < f_{RC}/5$) disappears the part executes a final reset phase of typ. 1 ms in order to allow the external oscillator to stabilize.

Fast Internal Resest after Power-On

The SAB-C502 can use the oscillator watchdog unit for a fast internal resert procedure after poweron.

Normally members of the 8051 family enter their default reset state not before the on-chip oscillator starts. The reason is that the external reset signal must be internally synchronized and processed in order to bring the device into the correct reset state. Especially if a crystal is used the start up timed of the oscillator is relatively long (typ. 1 ms). During this time period the pins have an undefined state which could have severe effects e.g. to actuators connected to port pins.

In the SAB-C502 the oscillator watchdog unit avoids this situation. After power-on the oscillator watchdog's RC oscillator starts working within a very short start-up time (typ. less than 2 μ s). In the following the watchdog circuitry detects a failure condition for the on-chip oscillator this has not yet started (a failure is always recognized if the watchdog's RC oscillator runs faster than the on-chip oscillator). As long as this condition is valid the watchdog uses the RC oscillator output as a clock source for the chip rather than the on-chip oscillator's 16 output. This allows correct resetting of the part and brings also all ports to the defined state.

Delay between power-on and correct reset state:

Typ: 18 μs

Max: 34 μs

Power Saving Modes

Two power down modes are available, the Idle Mode and the Power Down Mode.

The bits PDE, PDS and IDLE, IDLS select the Power Down mode or the idle mode, respectively. If the Power Down mode and the idle mode are set at the same time, Power Down takes precedence. **Table 15** gives a general overview of the power saving modes.

Table 15Entering and Leaving the Power Saving Modes

Mode	Entering Example	Leaving by	Remarks
Idle mode	ORL PCON, #01H ORL PCON, #20H	 – enabled interrupt – Hardware Reset 	CPU is gated off CPU status registers maintain their data. Peripherals are active Double instruction sequence
Power Down Mode	ORL PCON, #02H ORL PCON, #40H	Hardware Reset	Oscillators are stopped. Contents of on-chip RAM and SFR's are maintained (leaving Power Down Mode means redefinition of SFR's contents.) Double instruction sequence

In the Power Down mode of operation, V_{CC} can be reduced to minimize power consumption. It must be ensured, however, that V_{CC} is not reduced before the Power Down mode is invoked, and that V_{CC} is restored to its normal operating level, before the Power Down mode is terminated. The reset signal that terminates the Power Down mode also restarts the oscillator. The reset should not be activated before V_{CC} is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize (similar to power-on reset).

Absolute Maximum Ratings

Ambient temperature under bias ($T_{\rm A}$) Storage temperature ($T_{\rm ST}$)	
Voltage on $V_{\rm CC}$ pins with respect to ground ($V_{\rm SS}$) Voltage on any pin with respect to ground ($V_{\rm SS}$)	
Input current on any pin during overload condition Absolute sum of all input currents during overload condition	
Power dissipation	TBD

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for longer periods may affect device reliability. During overload conditions ($V_{IN} > V_{CC}$ or $V_{IN} < V_{SS}$) the Voltage on V_{CC} pins with respect to ground (V_{SS}) must not exceed the values defined by the absolute maximum ratings.

DC Characteristics

 $V_{\rm CC}$ = 5 V + 10 %, - 15 %; $V_{\rm SS}$ = 0 V;

 $T_{\rm A}$ = 0 to + 70 °C for the SAB-C502 $T_{\rm A}$ = - 40 to + 85 °C for the SAF-C502

Parameter	Symbol	Limi	t Values	Unit	Test Condition	
		min. max.		1		
Input low voltage (except EA, RESET)	V _{IL}	- 0.5	0.2 V _{cc} - 0.1	V	-	
Input low voltage (EA)	V_{IL1}	- 0.5	0.2 V _{CC} - 0.3	V	-	
Input low voltage (RESET)	V_{IL2}	- 0.5	0.2 V _{cc} + 0.1	V	-	
Input high voltage (except EA, RESET, XTAL1)	V _{IH}	0.2 V _{cc} + 0.9	V _{CC} + 0.5	V	-	
Input high voltage to XTAL1	V _{IH1}	0.7 V _{cc}	$V_{\rm CC}$ + 0.5	V		
Input high voltage to RESET, EA	V _{IH2}	0.6 V _{cc}	V _{CC} + 0.5	V	-	
Output low voltage (ports 2, 3)	V _{OL}	-	0.45	V	$I_{\rm OL} = 1.6 \ {\rm mA^{1)}}$	
Output low voltage (port 0, ALE, PSEN)	V _{OL1}	-	0.45	V	$I_{\rm OL} = 3.2 {\rm mA^{1)}}$	
Output high voltage (ports 2, 3)	V _{OH}	2.4 0.9 V _{cc}		V	I _{OH} = - 80 μA I _{OH} = - 10 μA	
Output high voltage (port 0 in external bus mode, ALE, PSEN)	V _{OH1}	2.4 0.9 V _{cc}	_ _	V	$I_{\rm OH} = -\ 800\ \mu {\rm A}^{2)},$ $I_{\rm OH} = -\ 80\ \mu {\rm A}^{2)}$	
Logic 0 input current (ports 1, 2, 3)	I _{IL}	- 10	- 50	μA	V _{IN} = 0.45 V	
Logical 1-to-0 transition current (ports 1, 2, 3)	I _{TL}	- 65	- 650	μA	$V_{\rm IN} = 2 \rm V$	
Input leakage current (port 0, EA, P1)	I _{LI}	-	± 1	μA	$0.45 < V_{\rm IN} < V_{\rm CC}$	
Pin capacitance	C _{IO}	-	10	pF	$f_{\rm C}$ = 1 MHz, $T_{\rm A}$ = 25 °C	
Power supply current:	T		22.2	100 Å		
Active mode, 12 MHz ⁷⁾ Idle mode, 12 MHz ⁷⁾	I _{CC} I _{CC}	_	23.3 7.4	mA mA	$V_{\rm CC} = 5 \text{ V},^{4)}$ $V_{\rm CC} = 5 \text{ V},^{5)}$	
Active mode, 20 MHz^{7}	$I_{\rm CC}$ $I_{\rm CC}$	_	33.9	mA	$V_{\rm CC} = 5 \rm V,^{4}$	
Idle mode, 20 MHz^{7}	$I_{\rm CC}$	_	10.6	mA	$V_{\rm CC} = 5 \rm V,^{5)}$	
Power Down Mode	I _{PD}	-	50	μA	$V_{\rm CC} = 2 \dots 5.5 \rm V,^{3}$	

- ¹⁾ Capacitive loading on ports 0 and 2 may cause spurious noise pulses to be superimposed on the V_{OL} of ALE and port 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operation. In the worst case (capacitive loading > 100 pF), the noise pulse on ALE line may exceed 0.8 V. In such cases it may be desirable to qualify ALE with a schmitt-trigger, or use an address latch with a schmitt-trigger strobe input.
- ²⁾ Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and \overline{PSEN} to momentarily fall bellow the 0.9 V_{CC} specification when the address lines are stabilizing.
- ³⁾ I_{PD} (Power Down Mode) is measured under following conditions: $\overline{EA} = Port0 = V_{CC}$; RESET = V_{SS} ; XTAL2 = N.C.; XTAL1 = V_{SS} ; all other pins are disconnected.
- ⁴⁾ I_{CC} (active mode) is measured with: XTAL1 driven with t_{CLCH}, t_{CHCL} = 5 ns, V_{IL} = V_{SS} + 0.5 V, V_{IH} = V_{CC} - 0.5 V; XTAL2 = N.C.; EA = Port0 = RESET = V_{CC}; all other pins are disconnected. I_{CC} would be slightly higher if a crystal oscillator is used (appr. 1 mA).
- ⁵⁾ I_{CC} (Idle mode) is measured with all output pins disconnected and with all peripherals disabled; XTAL1 driven with t_{CLCH} , $t_{CHCL} = 5$ ns, $V_{IL} = V_{SS} + 0.5$ V, $V_{IH} = V_{CC} - 0.5$ V; XTAL2 = N.C.; RESET = $\overline{EA} = V_{SS}$; Port0 = V_{CC} ; all other pins are disconnected;
- ⁷⁾ $I_{CC max}$ at other frequencies is given by: active mode: $I_{CC max} = 1.32 \times f_{OSC} + 7.48$ idle mode: $I_{CC max} = 0.40 \times f_{OSC} + 2.62$ where f_{OSC} is the oscillator frequency in MHz. I_{CC} values are given in mA and measured at $V_{CC} = 5 \text{ V}$.

AC Characteristics for SAB-C502-L / C502-2R

 $V_{\rm CC}$ = 5 V + 10 %, - 15 %; $V_{\rm SS}$ = 0 V

$T_{\rm A}$ = 0 °C to + 70 °C	for the SAB-C502
$T_{\rm A} = -40 ^{\circ}{\rm C}$ to + 85 $^{\circ}{\rm C}$	for the SAF-C502

(C_{L} for port 0, ALE and \overline{PSEN} outputs = 100 pF; C_{L} for all other outputs = 80 pF)

Program Memory Characteristics

Parameter	Symbol	Limit Values				Unit
		12 MHz Clock		Variable Clock 1/t _{CLCL} = 3.5 MHz to 12 MHz		
		min.	max.	min.	max.	
ALE pulse width	t _{LHLL}	127	-	$2t_{\text{CLCL}} - 40$	_	ns
Address setup to ALE	t _{AVLL}	43	-	$t_{\rm CLCL} - 40$	_	ns
Address hold after ALE	t _{LLAX}	30	-	<i>t</i> _{CLCL} – 53	-	ns
ALE low to valid instr in	t _{LLIV}	-	233	_	$4t_{CLCL} - 100$	ns
ALE to PSEN	t _{LLPL}	58	-	$t_{\rm CLCL} - 25$	_	ns
PSEN pulse width	t _{PLPH}	215	-	3 <i>t</i> _{CLCL} – 35	_	ns
PSEN to valid instr in	t _{PLIV}	-	150	-	$3t_{CLCL} - 100$	ns
Input instruction hold after PSEN	t _{PXIX}	0	-	0	_	ns
Input instruction float after PSEN	t _{PXIZ} *)	-	63	-	$t_{\rm CLCL} - 20$	ns
Address valid after PSEN	t _{PXAV} *)	75	-	$t_{\rm CLCL} - 8$	-	ns
Address to valid instr in	<i>t</i> _{AVIV}	-	302	-	5 <i>t</i> _{CLCL} – 115	ns
Address float to PSEN	t _{AZPL}	0	-	0	-	ns

*) Interfacing the SAB-C502-L/C502-2R to devices with float times up to 75 ns is permissible. This limited bus contention will not cause any damage to port 0 Drivers.

AC Characteristics for SAB-C502-L / C502-2R

External Data Memory Characteristics

Parameter	Symbol	Limit Values				Unit
		12 MHz Clock		Variable Clock 1/t _{CLCL} = 3.5 MHz to 12 MHz		
		min.	max.	min.	max.	
RD pulse width	t _{RLRH}	400	-	$6t_{CLCL} - 100$	-	ns
WR pulse width	t _{wLwH}	400	-	$6t_{CLCL} - 100$	-	ns
Address hold after ALE	t _{LLAX2}	30	-	<i>t</i> _{CLCL} – 53	-	ns
RD to valid data in	t _{RLDV}	-	252	-	5 <i>t</i> _{CLCL} – 165	ns
Data hold after RD	t _{RHDX}	0	-	0	-	ns
Data float after RD	t _{RHDZ}	_	97	-	$2t_{\text{CLCL}} - 70$	ns
ALE to valid data in	t _{LLDV}	-	517	-	8 <i>t</i> _{CLCL} – 150	ns
Address to valid data in	t _{AVDV}	_	585	-	9 <i>t</i> _{CLCL} – 165	ns
ALE to \overline{WR} or \overline{RD}	t _{LLWL}	200	300	$3t_{\text{CLCL}} - 50$	$3t_{\text{CLCL}} + 50$	ns
Address valid to \overline{WR} or \overline{RD}	t _{AVWL}	203	-	$4t_{CLCL} - 130$	-	ns
$\overline{\text{WR}}$ or $\overline{\text{RD}}$ high to ALE high	t _{WHLH}	43	123	$t_{\rm CLCL} - 40$	<i>t</i> _{CLCL} + 40	ns
Data valid to WR transition	t _{QVWX}	33	-	$t_{\rm CLCL} - 50$	-	ns
Data setup before WR	t _{QVWH}	433	-	$7t_{CLCL} - 150$	-	ns
Data hold after WR	t _{WHQX}	33	-	$t_{\rm CLCL} - 50$	-	ns
Address float after RD	t _{RLAZ}	-	0	-	0	ns

External Clock Drive

Parameter	Symbol		Unit	
		Freq		
		min.	max.	
Oscillator period	t _{CLCL}	83.3	285.7	ns
High time	t _{CHCX}	20	$t_{\rm CLCL} - t_{\rm CLCX}$	ns
Low time	t _{CLCX}	20	$t_{\rm CLCL} - t_{\rm CHCX}$	ns
Rise time	t _{CLCH}	-	20	ns
Fall time	t _{CHCL}	-	20	ns

AC Characteristics for SAB-C502-L20 / C502-2R20

 $V_{\rm CC}$ = 5 V + 10 %, - 15 %; $V_{\rm SS}$ = 0 V

$T_{\rm A}$ = 0 °C to + 70 °C	for the SAB-C502
$T_{\rm A} = -40 ^{\circ}{\rm C}$ to + 85 $^{\circ}{\rm C}$	for the SAF-C502

(C_{L} for port 0, ALE and \overline{PSEN} outputs = 100 pF; C_{L} for all other outputs = 80 pF)

Program Memory Characteristics

Parameter	Symbol	Limit Values				Unit
		20 MHz Clock		Variable Clock 1/t _{CLCL} = 3.5 MHz to 20 MHz		
		min.	max.	min.	max.	
ALE pulse width	t _{LHLL}	60	-	$2t_{CLCL} - 40$	_	ns
Address setup to ALE	t _{AVLL}	20	-	$t_{\rm CLCL} - 30$	_	ns
Address hold after ALE	t _{LLAX}	20	-	$t_{\rm CLCL} - 30$	-	ns
ALE low to valid instr in	t _{LLIV}	-	100	-	$4t_{CLCL} - 100$	ns
ALE to PSEN	t _{LLPL}	25	-	t _{CLCL} – 25	_	ns
PSEN pulse width	t _{PLPH}	115	-	3 <i>t</i> _{CLCL} – 35	_	ns
PSEN to valid instr in	t _{PLIV}	-	75	-	$3t_{\text{CLCL}} - 75$	ns
Input instruction hold after PSEN	t _{PXIX}	0	-	0	-	ns
Input instruction float after PSEN	t _{PXIZ} *)	_	40	-	$t_{\rm CLCL} - 10$	ns
Address valid after PSEN	t _{PXAV} *)	47	-	$t_{\rm CLCL} - 3$	_	ns
Address to valid instr in	<i>t</i> _{AVIV}	-	190	-	$5t_{\text{CLCL}} - 60$	ns
Address float to PSEN	t _{AZPL}	0	-	0	-	ns

*) Interfacing the SAB-C502-L20/C502-2R20 to devices with float times up to 45 ns is permissible. This limited bus contention will not cause any damage to port 0 Drivers.

AC Characteristics for SAB-C502-L20 / C502-2R20

External Data Memory Characteristics

Parameter	Symbol	Limit Values				Unit
		18 MHz Clock		Variable Clock 1/t _{CLCL} = 3.5 MHz to 20 MHz		
		min.	max.	min.	max.	
RD pulse width	t _{RLRH}	200	_	$6t_{CLCL} - 100$	-	ns
WR pulse width	t _{wLWH}	200	_	$6t_{CLCL} - 100$	-	ns
Address hold after ALE	t _{LLAX2}	20	_	$t_{\rm CLCL} - 30$	-	ns
RD to valid data in	t _{RLDV}	-	155	-	5 <i>t</i> _{CLCL} – 95	ns
Data hold after RD	t _{RHDX}	0	_	0	-	ns
Data float after RD	t _{RHDZ}	-	76	-	$2t_{\text{CLCL}} - 24$	ns
ALE to valid data in	t _{LLDV}	_	250	-	8 <i>t</i> _{CLCL} – 150	ns
Address to valid data in	t _{AVDV}	-	285	-	9 <i>t</i> _{CLCL} – 165	ns
ALE to \overline{WR} or \overline{RD}	t _{LLWL}	100	200	$3t_{CLCL} - 50$	$3t_{CLCL} + 50$	ns
Address valid to \overline{WR} or \overline{RD}	t _{AVWL}	70	_	$4t_{CLCL} - 130$	-	ns
$\overline{\text{WR}}$ or $\overline{\text{RD}}$ high to ALE high	t _{WHLH}	20	80	$t_{\rm CLCL} - 30$	<i>t</i> _{CLCL} + 30	ns
Data valid to WR transition	t _{QVWX}	5	_	$t_{\rm CLCL} - 45$	-	ns
Data setup before WR	t _{QVWH}	200	_	7 <i>t</i> _{CLCL} – 150	-	ns
Data hold after WR	t _{WHQX}	10	_	$t_{\rm CLCL} - 40$	-	ns
Address float after RD	t _{RLAZ}	-	0	-	0	ns

External Clock Drive

Parameter	Symbol		Unit	
		Freq		
		min.	max.	
Oscillator period	t _{CLCL}	50	285.7	ns
High time	t _{CHCX}	12	$t_{\rm CLCL} - t_{\rm CLCX}$	ns
Low time	t _{CLCX}	12	$t_{\rm CLCL} - t_{\rm CHCX}$	ns
Rise time	t _{CLCH}	-	12	ns
Fall time	t _{CHCL}	-	12	ns





SIEMENS





SIEMENS



Figure 9 Data Memory Write Cycle

ROM Verification Characteristics for SAB-C502-2R

ROM Verification Mode 1

Parameter	Symbol		Limit Values	Unit
		min.	max.	
Address to valid data	<i>t</i> _{AVQV}	_	48t _{CLCL}	ns
ENABLE to valid data	t _{ELQV}	-	48t _{CLCL}	ns
Data float after ENABLE	t _{EHQZ}	0	48t _{CLCL}	ns
Oscillator frequency	$1/t_{CLCL}$	4	6	MHz



Figure 10 ROM Verification Mode 1



Figure 11 AC Testing: Input, Output Waveforms



Figure 12 AC Testing: Float Waveforms



Figure 13 External Clock Cycle



Recommended Oscillator Circuits