

C-MOS 8-BIT 1-CHIP MICROCOMPUTER

-TOP VIEW-



91	PA7/PP07	DAB1/PE7	71
92	PA6/PP06	DAB0/PE6	72
93	PA5/PP05	DAA1/PE5	73
94	PA4/PP04	DAA0/PE4	74
95	PA3/PP03	PWM1/PE3	75
96	PA2/PP02	PWM0/PE2	76
97	PA1/PP01	EC/INT2/PE1	77
98	PA0/PP00	INT0/PE0	78
99	PB7/PP015	EX11/PG7	63
100	PB6/PP014	EX10/PG6	64
1	PB5/PP013	SYNC1/PG5	65
2	PB4/PP012	SYNC0/PG4	66
3	PB3/PP011	PBCTL/PG3	67
4	PB2/PP010	DPG/PG2	68
5	PB1/PP09	DPG/PG1	69
6	PB0/PP08	DPG/PG0	70
7	PC7/RT07	PH7	31
8	PC6/RT06	PH6	32
9	PC5/RT05	PH5	33
10	PC4/RT04	PH4	34
11	PC3/RT03	PH3	35
12	PC2/PP018	PH2	36
13	PC1/PP017	PH1	37
14	PC0/PP016	PH0	38
23	PD7	SI1/PI7	79
24	PD6	SO1/PI6	80
25	PD5	SCK1/PI5	81
26	PD4	INT1/PI4	82
27	PD3	TO/PI3	83
28	PD2	PWM/PI2	84
29	PD1	PO/PI1	85
30	PD0	PCK/PI0	86
39	MP	PJ7	15
40	RST	PJ6	16
		PJ5	17
42	XTAL	PJ4	18
43	EXTAL	PJ3	19
		PJ2	20
44	CS0	PJ1	21
45	SI0	PJ0	22
46	SO0		
47	SCK0	PK0	87
48	AN11/PF7		
49	AN10/PF6		
50	AN9/PF5		
51	AN8/PF4		
55	AN7/PF3		
56	AN6/PF2		
57	AN5/PF1		
58	AN4/PF0		
59	AN3		
60	AN2		
61	AN1		
62	AN0		
52	AGND		
53	AVREF		
54	AVDD		

(V_{DD} = AV_{DD} = +5V)

PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL
1	O	PB5/PPO13	26	I/O	PD4	51	I/O	PF4/AN8	76	O	PE2/PWM0
2	O	PB4/PPO12	27	I/O	PD3	52	—	AGND	77	I	PE1/EC/INT2
3	O	PB3/PPO11	28	I/O	PD2	53	I	AVREF	78	I	PE0/INT0
4	O	PB2/PPO10	29	I/O	PD1	54	—	AVDD	79	I/O	PI7/SI1
5	O	PB1/PPO9	30	I/O	PD0	55	I	PF3/AN7	80	I/O	PI6/SO1
6	O	PB0/PPO8	31	I/O	PH7	56	I	PF2/AN6	81	I/O	PI5/SCK1
7	I/O	PC7/RTO7	32	O	PH6	57	I	PF1/AN5	82	I/O	PI4/INT1
8	I/O	PC6/RTO6	33	O	PH5	58	I	PF0/AN4	83	I/O	PI3/TO
9	I/O	PC5/RTO5	34	O	PH4	59	I	AN3	84	I/O	PI2/PWM
10	I/O	PC4/RTO4	35	O	PH3	60	I	AN2	85	I/O	PI1/PO
11	I/O	PC3/RTO3	36	O	PH2	61	I	AN1	86	I	PI0/PCK
12	I/O	PC2/PPO18	37	O	PH1	62	I	AN0	87	I	PK0
13	I/O	PC1/PPO17	38	I	PH0	63	I	PG7/EXI1	88	—	GND
14	I/O	PC0/PPO16	39	I	MP	64	I	PG6/EXI0	89	—	VDD
15	I/O	PJ7	40	I/O	RST	65	I	PG5/SYNC1	90	—	NC
16	I/O	PJ6	41	—	GND	66	I	PG4/SYNC0	91	O	PA7/PPO7
17	I/O	PJ5	42	O	XTAL	67	I	PG3/PBCTL	92	O	PA6/PPO6
18	I/O	PJ4	43	I	EXTAL	68	I	PG2/DPG	93	O	PA5/PPO5
19	I/O	PJ3	44	I	CS0	69	I	PG1/DFG	94	O	PA4/PPO4
20	I/O	PJ2	45	I	SI0	70	I	PG0/CFG	95	O	PA3/PPO3
21	I/O	PJ1	46	O	SO0	71	O	PE7/DAB1	96	O	PA2/PPO2
22	I/O	PJ0	47	I/O	SCK0	72	O	PE6/DAB0	97	O	PA1/PPO1
23	I/O	PD7	48	I/O	PF7/AN11	73	O	PE5/DAA1	98	O	PA0/PPO0
24	I/O	PD6	49	I/O	PF6/AN10	74	O	PE4/DAA0	99	O	PB7/PPO15
25	I/O	PD5	50	I/O	PF5/AN9	75	O	PE3/PWM1	100	O	PB6/PPO14

INPUT

AN0 - AN11	; A-D CONVERTOR'S ANALOG INPUTS
AVREF	; A-D CONVERTOR'S REFERENCE VOLTAGE INPUT
CFG	; CAPSTAN FG INPUT
$\overline{CS0}$	; SERIAL INTERFACE CHANNLE 0 SELECT INPUT
DPG, DFG	; DURM PG AND FG INPUTS
$\overline{EC}$	; EVENT CONTROL INPUT FOR TIMER/COUNTER
EXI0, EXI1	; FRC CAPTURE UNIT'S EXTERNAL INPUTS
EXTAL	; CRYSTAL CONNECTION OR EXTERNAL CLOCK INPUTS FOR SYSTEM CLOCK GENERATOR
$\overline{INT0}$ - $\overline{INT2}$	; INTERRUPT REQUEST INPUTS (FALLING EDGE ACTIVE)
MP	; MICROPROCESSOR MODE INPUT
$\overline{PBCTL}$	; PLAYBACK CTL PULSE INPUT
PCK	; PRESCALER'S EXTERNAL CLOCK INPUT
PE0, PE1	; INPUTS OF PORT E (PE2 - PE7 ; OUTPUTS)
PF0 - PF3	; INPUTS OF PORT F (PF4 - PF7 ; OUTPUTS)
PG0 - PG7	; INPUTS OF PORT G
PI0	; INPUT OF PORT I (PI1 - PI7 ; INPUTS/OUTPUTS)
PK0	; INPUT OF PORT K
SI0, SI1	; SERIAL DATA INPUTS (CHANNLE 0 AND CHANNLE 1)
SYNC0, SYNC1	; COMPOSITE SYNC SIGNAL INPUTS

OUTPUT

DAA0, DAB0	; DA GATE PULSE OUTPUTS (12 BITS PWM CHANNLE 0)
DAA1, DAB1	; DA GATE PULSE OUTPUTS (12 BITS PWM CHANNLE 1)
PA0 - PA7	; OUTPUTS OF PORT A
PB0 - PB7	; OUTPUTS OF PORT B
PE2 - PE7	; OUTPUTS OF PORT E (PE0, PE1 ; INPUTS)
PF4 - PF7	; OUTPUTS OF PORT F (PF0 - PF3 ; INPUTS)
PH0 - PH7	; OUTPUTS OF PORT H (N-CH OPEN DRAIN OUTPUTS)
PPO0 - PPO18	; PROGRAMMABLE PATTERN GENERATOR OUTPUTS
PO	; PRESCALER OUTPUT
$\overline{PWM}$	; PULSE WIDTH MODULATION OUTPUT
PWM0, PWM1	; 12 BITS PULSE WIDTH MODULATION OUTPUTS (CHANNLE 0 AND CHANNLE 1)
RTO3 - RTO7	; REALTIME PULSE GENERATOR OUTPUTS
SO0, SO1	; SERIAL DATA OUTPUTS (CHANNLE 0 AND CHANNLE 1)
TO	; TIMER/COUNTER OUTPUT (DUTY 50%)
XTAL	; CRYSTAL CONNECTION

INPUT/OUTPUT

PC0 - PC7	; INPUTS/OUTPUTS OF PROT C (BIT PROGRAMMABLE)
PD0 - PD7	; INPUTS/OUTPUTS OF PROT D (4 BITS PROGRAMMABLE)
PI1 - PI7	; INPUTS/OUTPUTS OF PROT I (BIT PROGRAMMABLE, PI0 ; INPUT)
PJ0 - PJ7	; INPUTS/OUTPUTS OF PROT J (BIT PROGRAMMABLE)
$\overline{RST}$	; SYSTEM RESET INPUT AND POWER ON RESET OUTPUT
$\overline{SCK0}$, $\overline{SCK1}$	; SERIAL CLOCK INPUTS/OUTPUTS (CHANNLE 0 AND CHANNLE1)

OTHER

AGND	; A-D CONVERTOR'S GROUND
AVDD (+5V)	; A-D CONVERTOR'S VDD

