


1M (131,072 × 8)-BIT SRAM

—TOP VIEW—



INPUTS

A0 - A16 : ADDRESS
CE1, CE2 : CHIP ENABLE1, 2
WE : READ/WRITE ENABLE
OE : OUTPUT ENABLE

INPUTS/OUTPUTS

I/O1 - I/O8 : DATA

CE1	CE2	OE	WE	MODE	I/O TERMINAL
1	x	x	x	NOT SELECT	HIGH IMPEDANCE
x	0	x	x	NOT SELECT	HIGH IMPEDANCE
0	1	1	1	OUTPUT DISABLE	HIGH IMPEDANCE
0	1	0	1	READ	OUTPUT DATA
0	1	x	0	WRITE	INPUT DATA

0 : LOW LEVEL
1 : HIGH LEVEL
x : DON'T CARE

