


C-MOS INTERVAL ADJUSTER

—TOP VIEW—

(V_{DD} = +3 V)

PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL
1	I	SAVE	17	I	FEED
2	I	SYNC	18	—	NC
3	I	DOUT0	19	O	ERDET
4	I	DOUT1	20	—	NC
5	I	DOUT2	21	O	APARI
6	I	DOUT3	22	O	AEFLG
7	I	DOUT4	23	O	ADOUT7
8	I	DOUT5	24	O	ADOUT6
9	I	DOUT6	25	O	ADOUT5
10	I	DOUT7	26	O	ADOUT4
11	I	EFLG	27	O	ADOUT3
12	I	FRMST	28	O	ADOUT2
13	I	RESET	29	O	ADOUT1
14	—	NC	30	O	ADOUT0
15	I	CK27	31	O	ASYNC
16	—	GND	32	—	V _{DD}

INPUT

CK27	: 27 MHz CLOCK
DOUT0 - DOUT7	: DATA
EFLG	: EFLG
FEED	: FEED MODE
FRAMST	: FRAME START
RESET	: POWER ON RESET
SAVE	: SAVE MODE
SYNC	: SYNC SIGNAL

OUTPUT

ADOUT0 - ADOUT7	: ADJUSTED DATA
AEFLG	: ADJUSTED EFLG
APARI	: PARITY OF ADJUSTED DATA
ASYNC	: ADJUSTED SYNC
ERDET	: PHASE ERROR DETECT

