


SIGNAL GENERATOR

—TOP VIEW—



PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL
1	—	Vcc	37	—	GND	73	—	Vcc	109	—	GND
2	—	GND	38	—	GND	74	—	NC	110	—	GND
3	I	CINEMA	39	O	BBARS	75	O	COPROTX	111	I	CLK37I
4	O	SYSBLKG	40	O	GBARS	76	O	CS	112	I	RSTB
5	O	CAMBLKG	41	O	RBARS	77	O	O0	113	I	ADPSY IN
6	O	CAMBLKG2	42	O	TESTLOW	78	O	O1	114	I	VTRSCNT
7	O	HPHASE	43	O	TESTHI	79	O	O2	115	I	VFSCNT
8	O	OHBCLP	44	O	TESTSAW	80	O	O3	116	I	CCUEXT
9	O	FRAMERST	45	O	DIAGS	81	O	O4	117	I	ZEB1ON
10	O	CLAMP	46	O	DIAGP	82	O	O5	118	I	ZEB2ON
11	O	SYNC0	47	I	SENSSW	83	O	O6	119	I	IC
12	O	SYNC1	48	I	PLLMO4	84	O	O7	120	I	CHUSEP
13	O	SYNC2	49	I	PLLMO3	85	O	RAM	121	I	IRISCNT
14	O	SYNC3	50	I	PLLMO2	86	O	ROM	122	I	SDICNT
15	O	ADPSYOUT	51	I	PLLMO1	87	I	SYNCMO3	123	I	DA4
16	O	ADPH	52	I	CHU CA	88	I	SYNCMO2	124	I	DA5
17	O	HD	53	I	TESTEN	89	I	SYNCMO1	125	I	DA6
18	O	VD	54	I	A6	90	I	HPHMO2	126	I	DA7
19	O	PLLREF	55	I	A5	91	I	HPHMO1	127	I	DA8
20	O	SYNCOE	56	I	A4	92	I	SYSMO2	128	I	DA11
21	O	PEDCLP	57	I	A3	93	I	SYSMO1	129	I	DA12
22	O	EXT INT	58	I	A2	94	O	COPRORX	130	I	DA13
23	O	EXT F	59	I	A1	95	I	T FIELD	131	I	DA14
24	O	CCUH	60	I	A0	96	I	T HTRIG	132	I	DA15
25	O	FIFO	61	I	D7	97	I	T VTRIG	133	I	DA19
26	O	ZEBRA1	62	I	D6	98	I	T VD	134	I	SYNCON
27	O	ZEBRA2	63	I	D5	99	I	M TESTEN	135	I	BARSON
28	O	IRISWIN1	64	I	D4	100	I	F MODE2	136	I	TESTSON
29	O	IRISWIN2	65	I	D3	101	I	F MODE1	137	I	TESTLON
30	O	FIELD	66	I	D2	102	I	TEST V	138	I	TESTHON
31	O	CK500	67	I	D1	103	I	TEST H2	139	I	CK500ON
32	O	MOD43	68	I	D0	104	I	TEST H1	140	I	CCUF IN
33	O	VFFRAME	69	I	CSB	105	O	CLK37O	141	I	EXTH
34	O	WINDOW	70	I	WRB	106	I	TESTEN1	142	I	EXTSYNC
35	—	NC	71	—	GND	107	I	CLK74I	143	—	GND
36	—	Vcc	72	—	GND	108	—	Vcc	144	—	GND

INPUTS

A0 - A6	: ADDRESS BUS
ADPSY IN	: ADP-SYNC
BARSON	: ON/OFF CONTROL SIGNAL AT OUTPUT OF R BARS, G BARS, B BARS
CCUEXT	: SELECT SIGNAL OF FRAME RESET
CCUF IN	: CCU-F
CHU CA	: SUB SITUATION SIGNAL OF CHU/CA
CHUSEP	: CHU SEPARATION MODE SET AT ADP SYNC DEMODULATION
CINEMA	: RESET THE SELF RESET OF VERTICAL COUNTER
CK500ON	: ON/OFF CONTROL SIGNAL AT OUTPUT OF 500 MHz CLOCK SIGNAL
CLK37I	: 37 MHz CLOCK
CLK74I	: 74 MHz CLOCK
CSB	: CHIP SELECT INPUT SIGNAL
D0 - D7	: DATA BUS
DA4 - DA19	: ADDRESS DECODER
EXTH	: TRIGGER SIGNAL FOR GENLOCK DISCRIMINATE
EXTSYNC	: EXTERNAL SYNC
F MODE1, F MODE2	: PHASE DIFFERENCE BETWEEN EXT-F SETTING
HPHMO1, HPHMO2	: H PHASE SETTING SIGNAL INPUT FOR H PHASE
IRISCNT	: ON/OFF CONTROL SIGNAL OF GATE SIGNAL FOR AUTO-IRIS
M TESTEN	: IC TEST (NORMAL OPEN)
PLLMO1 - PLLMO4	: PHASE SETTING FOR PLL REFERENCE
RSTB	: POWER ON RESET
SDICNT	: OUTPUT CONTROL SIGNAL TO SDI BOARD
SENSSW	: MARKER ON/OFF INPUT SIGNAL
SYNCMO1 - SYNCMO3	: PHASE SETTING SIGNAL INPUT FOR SYNC 0, 1
SYNCON	: ON/OFF CONTROL SIGNAL AT SYNC
SYSMO1, SYSMO2	: PHASE SETTING SIGNAL INPUT FOR SYSTEM BLANKING
T FIELD	: IC TEST (NORMAL OPEN)
T HTRIG	: IC TEST (NORMAL OPEN)
T VD	: IC TEST (NORMAL OPEN)
T VTRIG	: IC TEST (NORMAL OPEN)
TEST H1, TEST H2	: IC TEST
TEST V	: IC TEST
TESTEN	: IC TEST
TESTEN1	: TEST
TESTLON, TESTHON	: ON/OFF CONTROL SIGNAL AT TEST2
TESTSON	: ON/OFF CONTROL SIGNAL AT TEST SAW
VFSCNT	: SELECT SIGNAL OF VF SYNC
VTRSCNT	: SELECT SIGNAL OF VTR SYNC
WRB	: WRITE SIGNAL
ZEB1ON, ZEB2ON	: ON/OFF CONTROL SIGNAL OF ZEBRA 1, 2

OUTPUTS

ADPH	: ADP H (FOR PLL)
ADPSYOUT	: ADP SYNC (FOR CHU GENLOCK)
BBARS	: COLOR BARS B-CH
CAMBLKG, CAMBLKG2	: CAMERA BLANKING
CCUH	: H TRIGGER SIGNAL TO CCU
CK500	: 503.55 Hz
CLAMP	: CLAMP PULSE
CLK370	: 74 MHz
COPRORX	: ADDRESS DATA
COPROTX	: ADDRESS DECODER
CS	: ADDRESS DECODER
DIAGP	: DIAG PULSE
DIAGS	: DIAG SAMPLE PULSE
EXT F	: FIELD SIGNAL TO CCU
EXT INT	: IDENTIFICATION OF EXT/INT SIGNAL
FRAMERST	: FRAME RESET
FIELD	: FIELD IDENTIFICATION SIGNAL
FIFO	: READ RESET SIGNAL TO CCU
GBARS	: COLOR BARS G-CH
HD	: HD
HPHASE	: H-PHASE
IRISWIN1, IRISWIN2	: IRIS WINDOW 1, 2
MOD43	: GATE SIGNAL FOR MODULATION 4 : 3
O0 - O7	: ADDRESS DECODER
OHBCLP	: OPB CLAMP PULSE
PEDCLP	: CLAMP SIGNAL FOR REFERENCE LEVEL OF EXTERNAL SYNC
PLLREF	: REFERENCE FOR PLL
RAM	: ADDRESS DECODER
RBARS	: COLOR BARS R-CH
ROM	: ADDRESS DECODER
SYNC0	: UPPER SIDE PULSE OF TRI-LEVEL SYNC
SYNC1	: LOWER SIDE PULSE OF TRI-LEVEL SYNC
SYNC2	: UPPER SIDE PULSE OF TRI-LEVEL SYNC (FOR VF)
SYNC3	: LOWER SIDE PULSE OF TRI-LEVEL SYNC (FOR VF)
SYNCOE	: GATE SIGNAL FOR SAMPLING THE RISING EDGE OF EXTERNAL SYNC
SYSBLKG	: SYSTEM BLANKING
TESTLOW, TESTHI	: TEST2 GENERATION PULSE
TESTSAW	: TEST1 GENERATION PULSE
VD	: VD
VFFRAME	: MIXING SIGNAL OF VARIOUS MARKER FOR VF
WINDOW	: WINDOW
ZEBRA1, ZEBRA2	: ZEBRA 1, 2

OTHERS

IC	: INTERNAL CONNECTION
NC	: NO CONNECTION