

C-MOS DATA I/F For CONFERENCE SYSTEM - TOP VIEW -



(V_{DD}=+5V)

PIN No.	SYMBOL	I/O	PIN No.	SYMBOL	I/O
1	$\overline{WE}$	I	23	DTI2	I
2	$\overline{OE}$	I	24	DTI1	I
3	DAD2	I	25	DTI0	I
4	DAD1	I	26	$\overline{RST}$	I
5	DAD0	I	27	MODE	I
6	GND	—	28	GND	—
7	CHG	O	29	$\overline{UDEN}$	O
8	DTO7	O	30	TSO5	O
9	DTO6	O	31	TSO4	O
10	DTO5	O	32	SDDO	O
11	DTO4	O	33	$\overline{DWN}$	O
12	GND	—	34	SUDI	I
13	DTO3	O	35	SUDO	O
14	DTO2	O	36	BCK	I
15	DTO1	O	37	$\overline{UP}$	O
16	DTO0	O	38	SDDI	I
17	V _{DD}	—	39	V _{DD}	—
18	DTI7	I	40	TSO3	O
19	DTI6	I	41	TSO2	O
20	DTI5	I	42	TSO1	O
21	DTI4	I	43	TSO0	O
22	DTI3	I	44	$\overline{CE}$	I

25	DTI0	DTO0	16
24	DTI1	DTO1	15
23	DTI2	DTO2	14
22	DTI3	DTO3	13
21	DTI4	DTO4	11
20	DTI5	DTO5	10
19	DTI6	DTO6	9
18	DTI7	DTO7	8
		CHG	7
5	DAD0		
4	DAD1	TSO0	43
3	DAD2	TSO1	42
		TSO2	41
44	CE	TSO3	40
2	OE	TSO4	31
1	WE	TSO5	30
27	MODE		
		SDDO	32
38	SDDI	SUDO	35
34	SUDI		
		UDEN	29
36	BCK	$\overline{UP}$	37
26	RST	DWN	33

INPUT

BCK ; SERIAL DATA BIT CLOCK
 $\overline{CE}$; PARALLEL DATA I/O ENABLE
DAD0-2 ; I/O DATA ADDRESS (DTI, DTO)
DTI0-7 ; PARALLEL DATA
MODE ; MODE CONTROL
(L ; CE, OE, WE, DAD0-2 / H ; DTO, DTI)
 $\overline{OE}$; DTO OUTPUT ENABLE
 $\overline{RST}$; RESET
SDDI ; MASTER UNIT SERIAL DATA
SUDI ; FOLLOWER UNIT SERIAL DATA
 $\overline{WE}$; DTI WRITE ENABLE

OUTPUT

CHG ; FOLLOWER CHANGED DATA STATUS
(DD, CMD1, 2)
DTO0-7 ; PARALLEL DATA
 $\overline{DWN}$; MASTER UNIT DATA BUS CONTROL
SDDO ; SERIAL DATA WITH CHANGED ADDRESS BIT
TO FOLLOWER UNIT
SUDO ; SERIAL DATA WITH ADDED UD TO MASTER UNIT
TSO0-5 ; TEST
 $\overline{UDEN}$; UD SERIAL DATA ENABLE
 $\overline{UP}$; FOLLOWER UNIT DATA BUS CONTROL

