

C-MOS AD PROCESSOR
-TOP VIEW-



(V DD =+5V)

PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL
1	I	U6	21	I	MODE1	41	O	FLD	61	O	O1
2	-	GND	22	I	RSY	42	-	GND	62	O	O0
3	I	U5	23	-	GND	43	O	H27	63	-	GND
4	I	U4	24	I	CK27IN	44	I	H13	64	O	YCCK
5	I	U3	25	O	VCCK	45	O	HSYNC	65	I	Y9
6	I	U2	26	I	V9	46	O	SP3	66	I	Y8
7	I	U1	27	I	V8	47	O	SP2	67	I	Y7
8	I	U0	28	I	V7	48	O	SP1	68	I	Y6
9	O	USCK	29	I	V6	49	O	CK6	69	I	Y5
10	O	VSCK	30	I	V5	50	O	CK13	70	I	Y4
11	O	YSCK	31	I	V4	51	O	CK27	71	I	Y3
12	-	GND	32	I	V3	52	-	GND	72	I	Y2
13	I	FSY	33	-	VDD	53	O	O9	73	-	VDD
14	O	HER	34	I	V2	54	O	O8	74	I	Y1
15	O	YER1	35	I	V1	55	O	O7	75	I	Y0
16	O	YER2	36	I	V0	56	O	O6	76	I	MODE0
17	O	UER1	37	I	CKD	57	O	O5	77	O	UCCK
18	O	UER2	38	I	CS	58	O	O4	78	I	U9
19	O	VER1	39	I	SDI	59	O	O3	79	I	U8
20	O	VER2	40	O	VSYNC	60	O	O2	80	I	U7

8	U0	00	62
7	U1	01	61
6	U2	02	60
5	U3	03	59
4	U4	04	58
3	U5	05	57
1	U6	06	56
80	U7	07	55
79	U8	08	54
78	U9	09	53
77	UCCK		
9	USCK	UER1	17
		UER2	18
36	V0		
35	V1	VER1	19
34	V2	VER2	20
32	V3		
31	V4	YER1	15
30	V5	YER2	16
29	V6		
28	V7	HER	14
27	V8		
26	V9	CK27IN	24
25	VCCK		
10	VSCK	CK6	49
		CK13	50
75	Y0	CK27	51
74	Y1		
72	Y2	H13	44
71	Y3	H27	43
70	Y4	HSYNC	45
69	Y5	VSYNC	40
68	Y6	FLD	41
67	Y7		
66	Y8	SP1	48
65	Y9	SP2	47
64	YCCK	SP3	46
11	YSCK		
		MODE0	21
22	RSY	MODE1	76
13	FSY		
38	CS		
39	SDI		
37	CKD		

INPUT

CK27IN ; 27MHz CLOCK (PLL VCO RETURN)
 CKD ; CLOCK FOR SERIAL CONTROL
 CS ; CHIP SELECT FOR SERIAL CONTROL
 FSY ; SEPALATED SYNC
 H13 ; H RESET (ENABLE)
 MODE0, 1 ; TEST MODE CONTROL
 RSY ; ROUGH SEPALATED SYNC
 SDI ; SERIAL CONTROL DATA
 U0-U9 ; U DATA (A/D CONV. OUT)
 V0-V9 ; V DATA (A/D CONV. OUT)
 Y0-Y9 ; Y DATA (A/D CONV. OUT)

OUTPUT

CK6 ; 6.75MHz CLOCK
 CK13 ; 13.5MHz CLOCK
 CK27 ; 27MHz CLOCK
 FLD ; FIELD ID
 H27 ; H RESET (LATCHED BY 27MHz)
 HER ; H PLL ERROR
 HSYNC ; H DRIVE
 00-09 ; MULTIPLEX
 SP1, 2, 3 ; SYNC SEP. PULSE
 UER1, 2 ; U PEDESTAL ERROR
 VER1, 2 ; V PEDESTAL ERROR
 VSYNC ; V DRIVE
 YC, UC, VCCK ; CONV. CLOCK (FOR A/D CONV.)
 YER1, 2 ; Y PEDESTAL ERROR
 YS, US, VSCK ; SAMPLING CLOCK

