


C-MOS GATE ARRAY
—TOP VIEW—



9	D7	ROG B	31
10	D6	ROG G	32
11	D5	ROG R	33
12	D4		
13	D3	SHUTO B	35
14	D2	SHUTO G	36
15	D1	SHUTO R	37
16	D0		
42	SHUTI B		
43	SHUTI G		
44	SHUTI R		
		STOUT	18
1	COL1	DCK	19
2	COL0	XDRES	20
3	ST	SYSCLK	22
5	CLK	XPS	24
7	XCS	XFT	25
8	XWR	RS	27
40	XTG SG	XFAI1	28
41	XRESET	FAI1	29

(VDD = +5 V)

PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL
1	I	COL1	12	I	D4	23	—	GND	34	—	VDD
2	I	COL0	13	I	D3	24	O	XPS	35	O	SHUTO B
3	I	ST	14	I	D2	25	O	XFT	36	O	SHUTO G
4	—	GND	15	I	D1	26	—	VDD	37	O	SHUTO R
5	I	CLK	16	I	D0	27	O	RS	38	—	GND
6	—	GND	17	—	GND	28	O	XFAI1	39	—	VDD
7	I	XCS	18	O	STOUT	29	O	FAI1	40	I	XTG SG
8	I	XWR	19	O	DCK	30	—	GND	41	I	XRESET
9	I	D7	20	O	XDRES	31	O	ROG B	42	I	SHUTI B
10	I	D6	21	—	GND	32	O	ROG G	43	I	SHUTI G
11	I	D5	22	O	SYSCLK	33	O	ROG R	44	I	SHUTI R