


HC-MOS 18 MHz SIGNAL GENERATOR

—TOP VIEW—



PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL
1	—	VDD	21	—	VDD	41	—	VDD3	61	—	VDD
2	I	HR	22	O	ACK	42	I	PRST	62	O	HCOM1
3	I	HRSEL	23	I/O	SDA	43	I	TEST4	63	O	HCOM2
4	O	HD	24	I	SCL	44	O	COM1EX	64	I	HPHS0
5	O	SYNC	25	I	ASET	45	O	COM2	65	I	HPHS1
6	O	BF	26	I	HBLK0	46	I	MODE1	66	I	HPHS2
7	O	BLKG	27	I	HBLK1	47	I	MODE2	67	I	HPHS3
8	O	FH2	28	I	HBLK2	48	I	TEST5	68	I	INTH
9	O	LALT	29	I	HBLK3	49	O	CK27O	69	O	DLHD
10	—	GND	30	—	GND	50	I	CK27I	70	—	VDD
11	O	VD	31	—	VDD	51	—	GND	71	—	GND
12	O	FLD1	32	I	VBLK0	52	O	TGC	72	I	TDI
13	O	DPBLKG	33	I	VBLK1	53	O	SCCOM	73	O	TDO
14	O	NBLKG	34	I	CK36I	54	—	GND	74	I	TCK
15	O	SYNC2	35	O	CK36O	55	I	INTSC	75	O	NP
16	O	SAMPLE	36	I	TEST3	56	I	TEST6	76	O	TESTO
17	O	FLD	37	I	CLKSL1	57	I	EXTSC	77	I	LALTR
18	I	TEST1	38	I	CLKSL2	58	O	INTEXT	78	I	VLRSEL
19	I	TEST2	39	O	CK18O	59	I	EXSYNC	79	I	VR
20	I	DTCNT	40	—	VDD	60	I	TEST7	80	—	VDD3

50	CK27I	CK27O	49
34	CK36I	CK36O	35
		CK18O	39
37	CLKSL1	COM1EX	44
38	CLKSL2	COM2	45
68	INTH	HCOM1	62
		HCOM2	63
59	EXSYNC	INTEXT	58
57	EXTSC	TGC	52
55	INTSC	SCCOM	53
2	HR		
79	VR	HD	4
77	LALTR	VD	11
3	HRSEL	SYNC	5
78	VLRSEL	BF	6
		LALT	9
26	HBLK0	FH2	8
27	HBLK1	FLD1	12
28	HBLK2	BLKG	7
29	HBLK3	NBLKG	14
32	VBLK0	DPBLKG	13
33	VBLK1	SYNC2	15
46	MODE1	SAMPLE	16
47	MODE2	FLD	17
42	PRST	NP	75
20	DTCNT	DLHD	69
24	SCL	SDA	23
25	ASET	ACK	22
72	TD1	TDO	73
74	TCK		
18	TEST1	TESTO	76
19	TEST2		
36	TEST3	HPHS0	64
43	TEST4	HPHS1	65
48	TEST5	HPHS2	66
56	TEST6	HPHS3	67
60	TEST7		

INPUT

ASET	; ASET OF IIC
CK27I	; 27MHz CLOCK
CK36I	; 36MHz CLOCK
CLKSL1	; CLOCK FREQUENCY SELECT (LOW = 18MHz, HIGH = 13.5MHz)
CLKSL2	; CLOCK FREQUENCY SELECT (LOW = 36(27)MHz, HIGH = 18(13.5)MHz)
DTCNT	; VARIOUS DATA SET UP SELECT (LOW = DEFAULT, HIGH = IIC)
EXSYNC	; EXTERNAL SYNC
EXTSC	; EXTERNAL SC
HBLK0 - 3	; WIDTH OF BLKG H
HPHS0 - 3	; H-PHASE DATA
HR	; H RESET
HRSEL	; H RESET SELECT (LOW = FH SEPARATE FROM EXTSYNC, HIGH = HR OF INPUT TERMINAL)
INTH	; AFTER PHASE VARIABLE OF INTERNAL HD AT EXIT
INTSC	; INTERNAL SC
LALTR	; PAL PULSE RESET
MODE1	; MODE SELECT (LOW = NTSC, HIGH = PAL/PALM)
MODE2	; MODE SELECT (LOW = NTSC/PALM, HIGH = PAL)
PRST	; POWER ON RESET
SCL	; SOURCE CLOCK
TCK	; TEST CLOCK
TDI	; TEST DATA
TEST1 - 7	; TEST MODE SET (HIGH = TEST MODE)
VBLK0, 1	; WIDTH OF BLKG V
VLRSEL	; V RESET/LALT RESET SELECT (LOW = FV. LALT SEPARATE FROM EXTSYNC, HIGH = VR. LALTR OF INPUT TERMINAL)
VR	; V RESET

OUTPUT

ACK	; ACK OF IIC
BF	; BF
BLKG	; BLKG
CK18O	; 18 (13.5)MHz CLOCK
CK27O	; 27MHz CLOCK
CK36O	; 36MHz CLOCK
COM1EX	; PHASE COMPARATOR OF CLOCK (LOW = EDGE COMPARATOR, HIGH = EXOR)
COM2	; PHASE COMPARATOR OF CLOCK, EDGE COMPARATOR
DLHD	; AFTER PHASE VARIABLE OF INTERNAL HD
DPBLKG	; D1/PRE BLKG (LOW = D1, HIGH = PRE BLKG)
FH2	; FH2
FLD	; FIEKD ID
FLD1	; FLD1
HCOM1, 2	; FH OF SEPARATE FROM EXTSYNC AND HR OF INPUT TERMINAL PHASE COMPARATOR
HD	; H DRIVE
INTEXT	; EXTERNAL SYNC MODE OR OTHER (LOW = INT, HIGH = EXT)
LALT	; PAL PULSE
NBLKG	; NARROW BLKG
NP	; NTSC/PAL DISCRIMINATE (LOW = NTSC, HIGH = PAL)
SAMPLE	; SAMPLE
SCCOM	; INTSC AND EXTSC COMPARATOR (EXOR)
SYNC	; SYNC
SYNC2	; SYNC2
TD0	; TEST DATA
TESO	; TEST MODE
TGC	; TGC
VD	; VD

INPUT/OUTPUT

SDA	; DATA OF IIC
-----	---------------

