


C-MOS DIGITAL CLOCK GENERATOR

— TOP VIEW —



<CPU (MASTER) MODE>

PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL
1	I	M2	21	O	CNTH	41	O	WIN2	61	O	WZ1
2	—	GND	22	O	LALT	42	—	GND	62	I	M0
3	I	CKIN	23	—	GND	43	O	4FSCA	63	—	GND
4	I	TEST	24	I	NICK	44	O	4FSCB	64	I	M1
5	I	MONO	25	I	CKD	45	O	WIN1	65	I	P4
6	I	SYIN	26	O	ADV	46	O	O9	66	I	P3
7	I	NTSC	27	I	ADR	47	O	O8	67	I	P2
8	I	CPDEN	28	I/O	DIO	48	O	O7	68	I	P1
9	I	DI	29	I	CS	49	O	O6	69	I	P0
10	O	WZ2	30	I	OE	50	O	O5	70	I	D9
11	O	FSC	31	I	RST	51	O	O4	71	I	D8
12	—	GND	32	—	NC	52	—	GND	72	I	D7
13	O	HER	33	—	VDD	53	O	O3	73	—	VDD
14	O	BER	34	—	NC	54	O	O2	74	I	D6
15	O	CM	35	I	SHIFT	55	O	O1	75	I	D5
16	O	CML	36	I	RST2	56	O	O0	76	I	D4
17	I	FLDI	37	I	INT	57	O	NIO	77	I	D3
18	I	TIN	38	O	PER2	58	O	CFP2	78	I	D2
19	I	RSIHBT	39	O	PER1	59	O	CFP1	79	I	D1
20	O	TOUT	40	I	PINV	60	O	CFP0	80	I	D0

80	D0	O0	56	INPUT	
79	D1	O1	55	ADR	; SERIAL ADDRESS
78	D2	O2	54	CKIN	; SYSTEM CLOCK FROM VCO (8FSC)
77	D3	O3	53	CKD	; SERIAL INTERFACE CLOCK
76	D4	O4	51	CPDEN	; ENABLE INPUT OF PEDESTAL CLAMP FUNCTION (OPEN OR HIGH : ENABLE)
75	D5	O5	50	CS	; CHIP SELECT
74	D6	O6	49	D0 - D9	; VIDEO DATA IN (MSB = D9)
72	D7	O7	48	DI	; COMPOSITE/COMPONENT SELECT (HIGH : COMPONENT)
71	D8	O8	47	FLDI	; CONNECT TO "CFPQ" IN THE PAL SYSTEM
70	D9	O9	46	INT	; TEST PIN. (NORMAL USE IS OPEN OR HIGH)
69	P0	ADV	26	M0 - M2	; TEST PIN. (NORMAL USE IS OPEN OR LOW)
68	P1	BER	14	MONO	; WHEN "MONO" BECOMES HIGH, THEN INTERNAL H-PLL COUNTER MAKE "WZ2" SIGNAL, AND "CM" BECOMES LOW, WHETHER "D0 - D9" INPUT HAS BURST SIGNAL OR NOT.
67	P2	HER	13		
66	P3				
65	P4	CFP0	60	NICK	; NTSC SYSTEM : CONNECT TO CNTH
		CFP1	59		PAL SYSTEM : CONNECT TO "LALTO"
27	ADR	CFP2	58	NTSC	; 525/625 SYSTEM SELECT (HIGH : 525)
29	CS	CM	15	OE	; OUTPUT ENABLE INPUT FOR "O0 - O9"
25	CKD	CML	16	P0 - P4	; DELAY CONTROL FOR BURST GATE PULSE
3	CKIN	CNTH	21	PINV	; POLARITY OF "PER1" AND "PER2"
8	CPDEN			RSIHBT	; RESET ENABLE FOR INTERNAL H-PLL COUNTER (LOW : ENABLE)
9	DI	FSC	11	RST	; RESET
28	DIO	4FSCA	43	RST2	; TEST PIN. (NORMAL USE IS OPEN OR HIGH)
17	FLDI	4FSCB	44	SHIFT	; TEST PIN. (NORMAL USE IS OPEN OR LOW)
5	MONO			SYIN	; COMPOSITE SYNC
24	NICK	PER1	39	TIN	; TEST PIN. (NORMAL USE IS OPEN OR LOW)
7	NTSC	PER2	38	TEST	; TEST PIN. (NORMAL USE IS OPEN OR LOW)
40	PINV				
19	RSIHBT	LALT	22		
31	RST	NIO	57		
30	OE	WIN1	45	OUTPUT	
6	SYIN	WIN2	41	ADV	; THIS SIGNAL SHOWS SC-H PHASE IS ADVANCE (HIGH : ADVANCE)
		WZ1	61	BER	; BURST PHASE COMPARATOR
37	INT	WZ2	10	CFP0	; FIELD PULSE
62	M0			CFP1	; COLOR FRAME PULSE
64	M1	T OUT	20	CFP2	; PAL COLOR FRAME PULSE
1	M2			CM	; WHEN "MONO" IS TO HIGH, "CM" IS DERIVED TO LOW. THIS SIGNAL SHOWS BURST PRESENCE IN "D0 - D9" (HIGH : PRESENCE)
36	RST2			CML	; INVERTED OUTPUT OF "CM"
35	SHIFT			CNTH	; HORIZONTAL PULSE
18	T IN			FSC	; FSC PULSE
4	TEST			4FSCA	; 4FSC PULSE
				4FSCB	; 4FSC PULSE INVERTED
				HER	; H-PHASE COMPARATOR OUTPUT
				LALT	; LINE ALTERNATIVE PULSE OUTPUT IN THE PAL SYSTEM.
				NIO	; NI PULSE
				O0 - O9	; VIDEO DATA OUT
				PER1, PER2	; PEDESTAL DIFFERENCE COMPARATOR OUTPUT
				WIN1	; THIS SIGNAL SHOWS SC-H PHASE CENTER POSITION (HIGH : CENTER)
				WIN2	; THIS SIGNAL SHOWS SC-H PHASE IS WITHIN $\pm 45^\circ$ (HIGH : IN)
				WZ1	; TEST OUTPUT
				WZ2	; HORIZONTAL PULSE OUTPUT WHICH IS SYNCHRONIZED BY FSC
				TOUT	; TEST OUTPUT
				INPUT/OUTPUT	
				DIO	; SERIAL DATA

CONTROL METHODS

1. I/O ADDRESS MAP

ADDRESS	FUNCTION
0	WRITE ZERO PHASE (COLOR)
1	WRITE ZERO PHASE (MONO)
2	SC-H PHASE ADJUST
3	SAMPLING PHASE ($\sin \theta_s$)
4	SAMPLING PHASE ($\sin < \theta_s + \pi/4 >$)
5	PEDESTAL CLAMP VALUE
6	FORCED MONO MODE

2. DETAIL OF FUNCTION

(A) ADDRESS = 0

DATA	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

PHASE (D15 = MSB)

1LSB = 1 CLOCK WIDTH (CLOCK = 4FSC)

PHASE RANGE	{	NTSC	...	0 - 909
		PAL	...	0 - 1134
		D1 525	...	0 - 857
		D1 625	...	0 - 863

(B) ADDRESS = 1

DATA	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
													x	x	x	x

PHASE (D15 = MSB)

1LSB = 1/2 CLOCK WIDTH
(CLOCK = nF_H : n IS DESIDED BY SYSTEM)

n	{	NTSC	...	910
		PAL	...	1135
		D1 525	...	858
		D1 625	...	864

(C) ADDRESS = 2

DATA	D7	D6	D5	D4	D3	D2	D1	D0

SC-H PHASE



1LSB $\approx$ 1/64 CLOCK WIDTH(D) ADDRESS = 3 OR 4 (SET BOTH $\sin \theta_s$ AND $\sin \theta_s + \pi/4$)

DATA	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

PHASE (D9 = MSB)

PHASE = 511 * $\sin \theta_s$ (2's COMPLEMENT)

(E) ADDRESS = 5



(F) ADDRESS = 6

