

C-MOS KEY PROCESSOR

-TOP VIEW-



PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL
1	—	GND	31	—	GND	61	—	GND	91	—	GND
2	I	DIBC	32	I	DIA1	62	O	DOX0	92	I	OEYL
3	I	DIBB	33	I	DIA0	63	O	DOX1	93	I	TF
4	I	DIBA	34	—	NC	64	O	DOX2	94	I	TE
5	I	DIB9	35	—	NC	65	O	DOX3	95	I	TD
6	I	DIB8	36	—	NC	66	O	DOX4	96	I	TC
7	I	DIB7	37	—	NC	67	O	DOX5	97	I	TB
8	I	DIB6	38	—	NC	68	O	DOX6	98	I	TA
9	I	DIB5	39	I	WA0	69	O	DOX7	99	I	T9
10	I	DIB4	40	I	WA1	70	O	DOX8	100	I	T8
11	—	GND	41	—	GND	71	—	GND	101	—	GND
12	I	DIB3	42	I	WA2	72	O	DOX9	102	I	T7
13	I	DIB2	43	I	ID0	73	O	DOXA	103	I	T6
14	I	DIB1	44	I	ID1	74	O	DOXB	104	I	T5
15	I	DIB0	45	I	ID2	75	O	DOXC	105	I	T4
16	—	VDD	46	—	VDD	76	—	VDD	106	—	VDD
17	I	SIA	47	I	ID3	77	O	DOY0	107	I	T3
18	I	DIAD	48	I	ID4	78	O	DOY1	108	I	T2
19	I	DIAC	49	I	ID5	79	O	DOY2	109	I	T1
20	I	DIAB	50	I	CK	80	O	DOY3	110	I	T0
21	—	GND	51	—	GND	81	—	GND	111	—	GND
22	I	DIAA	52	I	CKD	82	O	DOY4	112	—	NC
23	I	DIA9	53	I	RST	83	O	DOY5	113	—	NC
24	I	DIA8	54	I	TEST	84	O	DOY6	114	—	NC
25	I	DIA7	55	I	CS	85	O	DOY7	115	—	NC
26	I	DIA6	56	I	CKX	86	O	DOY8	116	—	NC
27	I	DIA5	57	I	ADR	87	O	DOY9	117	—	NC
28	I	DIA4	58	I/O	DIO	88	O	DOYA	118	I	SIB
29	I	DIA3	59	I	OEXL	89	O	DOYB	119	I	DIBD
30	I	DIA2	60	—	VDD	90	O	DOYC	120	—	VDD

118	SIB				
119	DIBD	OEYL	92		
2	DIBC	DOYC	90		
3	DIBB	DOYB	89		
4	DIBA	DOYA	88		
5	DIB9	DOY9	87		
6	DIB8	DOY8	86		
7	DIB7	DOY7	85		
8	DIB6	DOY6	84		
9	DIB5	DOY5	83		
10	DIB4	DOY4	82		
12	DIB3	DOY3	80		
13	DIB2	DOY2	79		
14	DIB1	DOY1	78		
15	DIB0	DOY0	77		
17	SIA	OEYL	59		
18	DIAD	DOXC	75		
19	DIAC	DOXB	74		
20	DIAB	DOXA	73		
22	DIAA	DOX9	72		
23	DIA9	DOX8	70		
24	DIA8	DOX7	69		
25	DIA7	DOX6	68		
26	DIA6	DOX5	67		
27	DIA5	DOX4	66		
28	DIA4	DOX3	65		
29	DIA3	DOX2	64		
30	DIA2	DOX1	63		
32	DIA1	DOX0	62		
33	DIA0				
49	ID5				
48	ID4				
47	ID3				
45	ID2				
44	ID1				
43	ID0				
53	RST				
58	DIO				
57	ADR				
52	CKD				
56	CKX				
55	CS				
50					
93	TF				
94	TE				
95	TD				
96	TC				
97	TB				
98	TA				
99	T9				
100	T8				
102	T7				
103	T6				
104	T5				
105	T4				
107	T3				
108	T2				
109	T1				
110	T0				
54	TEST				
39	W0				
40	W1				
42	W2				

INPUT
ADR ; SERIAL ADDRESS
CK ; SYSTEM CLOCK
CKD ; SERIAL INTERFACE CLOCK
CKX ; SWITCHING TIMING PULSE
CS ; CHIP SELECT (LOW : ACTIVE)
DIAA-DIAD, ; DATA A IN
DIA0-DIA9
DIBA-DIBD, ; DATA B IN
DIB0-DIB9
DIB0-DIB9
RST ; RESET
ID0-ID5 ; IC ADDRESS SELECT
SIA, SIB ; SIGN BIT OF "A", "B" IN
OEYL, OEYL ; ENABLE CONTROL OF "X", "Y" OUT (LOW : ENABLE)
TA-TF,
T0-T9 ; TEST TERMINAL
W0-W2 ; MODE SELECT FOR TEST

OUTPUT
DOXA-DOXC,
DOX0-DOX9 ; DATA X OUT
DOYA-DOYC,
DOY0-DOY9 ; DATA Y OUT

INPUT/OUTPUT
DIO ; SERIAL DATA

