



C-MOS XY ADDRESS GENERATOR

-TOP VIEW-



(VDD = +5V)

PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL
1	I	MD9	17	I	CS	33	I	MON	49	I	OE
2	—	NC	18	I	CXK	34	I	XY	50	O	STFO
3	—	NC	19	I	CXD	35	O	ADM2	51	O	MSFO
4	—	NC	20	I	MDM2	36	O	ADM1	52	O	TSO5
5	—	NC	21	I	MDM1	37	O	AD0	53	O	TSO4
6	—	NC	22	I	MD0	38	O	AD1	54	O	TSO3
7	—	NC	23	I	MD1	39	O	AD2	55	O	TSO2
8	I	ACLR	24	I	MD2	40	O	AD3	56	I	CK
9	I	AINC	25	—	GND	41	O	AD4	57	—	GND
10	—	GND	26	—	VDD	42	—	GND	58	—	VDD
11	I	FCLR	27	I	MD3	43	O	AD5	59	O	TSO1
12	I	FLOE	28	I	MD4	44	O	AD6	60	O	TSO0
13	—	NC	29	I	MD5	45	O	AD7	61	I	TST
14	I	ADR	30	I	MD6	46	O	AD8	62	I	PAL
15	I/O	DIO	31	I	MD7	47	O	AD9	63	I	MSFI
16	I	RCS	32	I	MD8	48	O	AD10	64	I	STFI

34	$\overline{XY}$	AD10	48	INPUT	
33	MON	AD9	47	$\overline{ACLR}$	; ADDRESS CLEAR TIMING PULSE
		AD8	46		X MODE HD INPUT ()
1	MD9	AD7	45	ADR	; SERIAL ADDRESS
32	MD8	AD6	44	$\overline{AINC}$	; ADDRESS INCREMENT TIMING PULSE
31	MD7	AD5	43		X MODE HIGH OR LOW (FIXED)
30	MD6	AD4	41		Y MODE HD INPUT ()
29	MD5	AD3	40	CK	; SYSTEM CLOCK
28	MD4	AD2	39	CKD	; SERIAL INTERFACE CLOCK
27	MD3	AD1	38	CKX	; SWITCHING TIMING PULSE
24	MD2	AD0	37	$\overline{CS}$	; CHIP SELECT (LOW : ACTIVE)
23	MD1			$\overline{FCLR}$	; FIELD CLEAR TIMING PULSE (FOR PAL)
22	MD0	ADM1	36		X MODE FIELD RESET PULSE
		ADM2	35	$\overline{FLOE}$	Y MODE HIGH OR LOW (FIXED)
21	MDM1				; FIELD ODD / EVEN PULSE
20	MDM2	TSTO 5	52	MD0 - MD9	; 9.2 BIT DIGITAL MODULATION DATA IN
		TSTO 4	53		(2'S COMPLEMENT)
61	TST	TSTO 3	54	MDM1, MDM2	; 9.2 BIT DIGITAL MODULATION DATA IN
8	$\overline{ACLR}$	TSTO 2	55		(2'S COMPLEMENT)
9	$\overline{AINC}$	TSTO 1	59	MON	; MODULATION ON / OFF CONTROL
11	$\overline{FCLR}$	TSTO 0	60		LOW : MODULATION ON
12	$\overline{FLOE}$			MSFI	; MULTI-SHIFT FLAG IN (LOW : ACTIVE)
63	MSFI	MSFO	51		Y MODE IC PULL UP
64	STFI	STFO	50		X MODE IC CONNECT MSFO OUT
					OF Y MODE IC TO MSFI
					OF X MODE IC
				$\overline{OE}$	; OUTPUT ENABLE
					(LOW : ENABLE, HIGH : DISABLE)
				PAL	; NTSC / PAL SELECT
				$\overline{RCS}$	; READ CHIP SELECT (LOW : ACTIVE)
49	OE	DIO	15	STFI	; STREAM FLAG IN (LOW : ACTIVE)
62	PAL				Y MODE IC PULL UP
14	ADR				X MODE IC CONNECT STFO OUT
16	$\overline{RCS}$				OF Y MODE IC TO STFI
17	CS				OF X MODE IC
19	$\triangleright$ CKD			$\overline{XY}$	; X (HORIZONTAL) / Y (VERTICAL)
18	CKX				SELECT
56	$\triangleright$				LOW : X (HORIZONTAL)
					ADDRESS GENERATION MODE
					HIGH : Y (VERTICAL)
					ADDRESS GENERATION MODE

OUTPUT

AD0 - AD10	; 11.2 BIT ADDRESS OUT
ADM1, ADM2	; 11.2 BIT ADDRESS OUT
MSFO	; MULTI-SHIFT FLAG OUT (LOW : ACTIVE)
TSTO	; TEST
STFO	; STREAM FLAG OUT (LOW : ACTIVE)

INPUT / OUTPUT

DIO	; SERIAL DATA
-----	---------------

