****

CXD2704Q(1/2)
IL08

C-MOS DIGITAL AUDIO SIGNAL PROCESSOR

-TOP VIEW-



(VDD =+5V)

PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL
1	I	TSTI	21	O	HD7	41	–	NC	61	–	NC
2	–	GND	22	O	HD8	42	–	GND	62	–	NC
3	I	TEST	23	–	GND	43	–	NC	63	–	GND
4	I	PSSL	24	O	HD9	44	–	NC	64	–	NC
5	I	HA0	25	O	HD10	45	O	A0	65	–	NC
6	I	HA1	26	O	HD11	46	O	A1	66	–	NC
7	I	HA2	27	I	SIA	47	O	A2	67	–	NC
8	I	HA3	28	O	SOA	48	O	A3	68	O	XRAS
9	I	XRD	29	I	BCK	49	O	A4	69	O	XWSO
10	I	MCK1	30	I	LRCK	50	O	A5	70	I/O	DIO
11	I	MCK2	31	O	OVR	51	O	A6	71	O	XCAS
12	–	GND	32	–	GND	52	–	GND	72	–	GND
13	I	H16B	33	–	VDD	53	O	A7	73	–	VDD
14	O	HD0	34	I	XCLR	54	O	A8	74	I	SDTI
15	O	HD1	35	I	SIB	55	O	A9	75	I	SCK
16	O	HD2	36	O	SOB	56	O	A10	76	I	XSLD
17	O	HD3	37	O	HD12	57	I	TSTJ	77	O	XRDY
18	O	HD4	38	O	HD13	58	I	SBCK	78	O	SDTO
19	O	HD5	39	O	HD14	59	I	SLC	79	I	XCS
20	O	HD6	40	O	HD15	60	–	NC	80	–	NC




```
INPUT
 BCK       ;SERIAL DATA TRANSMISSION CLOCK
 H16B      ;TEST PIN. NORMALLY FIXED AT "L"
 HA0-HA3   ;TEST PIN. NORMALLY FIXED AT "L"
 LRCK      ;SERIAL I/O SAMPLING RATE CLOCK INPUT
 MCK1      ;MASTER CLOCK INPUT 1
 MCK2      ;MASTER CLOCK INPUT 2
 PSSL      ;TEST PIN. NORMALLY FIXED AT "L"
 SBCK      ;TEST PIN. NORMALLY FIXED AT "L"
 SCK       ;MICROPROCESSOR INTERFACE SERIAL TRANSMISSION CLOCK
 SDTI      ;MICROPROCESSOR INTERFACE SERIAL DATA INPUT
 SIA       ;2-CHANNEL SERIAL DATA INPUT A
 SIB       ;2-CHANNEL SERIAL DATA INPUT B
 SLC       ;TEST PIN. NORMALLY FIXED AT "L"
 TEST      ;TEST PIN. NORMALLY FIXED AT "L"
 TSTI      ;TEST PIN. NORMALLY FIXED AT "L"
 TSTJ      ;TEST PIN. NORMALLY FIXED AT "L"
 XCLR      ;TEST PIN. NORMALLY FIXED AT "H"
 XCS       ;MICROPROCESSOR INTERFACE CHIP SELECT
 XRD       ;TEST PIN. NORMALLY FIXED AT "L"
 XSLD      ;MICROPROCESSOR INTERFACE SERIAL DATA INPUT LATCH

OUTPUT
 A0-A10    ;EXTERNAL DRAM ADDRESS OUTPUT A0-A10
 HD0-HD15  ;TEST PIN. NORMALLY FIXED AT "H"
 OVR       ;CALCULATOR OVERFLOW DETECTION OUTPUT
 SDTO      ;MICROPROCESSOR INTERFACE SERIAL DATA OUTPUT
 SOA       ;2-CHANNEL SERIAL DATA OUTPUT A
 SOB       ;2-CHANNEL SERIAL DATA OUTPUT B
 XCAS      ;EXTERNAL DRAM COLUMN ADDRESS STROBE OUTPUT
 XRAS      ;EXTERNAL DRAM LOW ADDRESS STROBE OUTPUT
 XRDY      ;MICROPROCESSOR INTERFACE TRANSMISSION READY
 XWSO      ;EXTERNAL DRAM READ/WRITE OUTPUT

INPUT/OUTPUT
 DIO       ;EXTERNAL DRAM DATA INPUT/OUTPUT
```