


TIMING GENERATOR FOR CCD IMAGE SENSOR

—TOP VIEW—



PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL
1	O	CKO	13	O	H2	25	O	MCK	37	I	HRI
2	—	VEE	14	—	V _{CC}	26	—	V _{CC}	38	I	FRI
3	I	CKI	15	O	CPDM	27	O	2MCK	39	—	VM
4	O	OSCO	16	—	V _{CC}	28	I	TEST2	40	O	V1
5	I	OSCI	17	O	SHP	29	I	SEN	41	O	V3
6	—	V _{CC}	18	O	SHD	30	I	SSK	42	O	V2A
7	I	TEST1	19	O	RS	31	I	SSI	43	—	VH
8	—	V _{CC}	20	—	VEE	32	O	ID	44	O	V2B
9	O	RG	21	O	PBLK	33	O	EXP	45	O	SUB
10	—	VEE	22	O	CPOB	34	O	HRO	46	—	VL
11	—	VEE	23	O	ADCLK	35	O	FRO	47	I	DSGAT
12	O	H1	24	I	RST	36	—	VEE	48	I	PS

INPUTS

CKI	: OSCILLATOR (28.636 MHz)
DSGAT	: OUTPUT DISABLE
FRI	: V SYNC
HRI	: H SYNC
OSCI	: OSCILLATOR INVERTER
PS	: PARALLEL/SERIAL SELECT
RST	: RESET
SEN	: DRIVE FREQ. SETTING/SERIAL STROBE
SSI	: SHUTTER SPEED SETTING/SERIAL DATA
SSK	: READ SETTING/SERIAL CLOCK
TEST1, TEST2	: (FOR TEST)

OUTPUTS

2MCK	: X2 MASTER CLOCK
ADCLK	: A/D CONVERTER CLOCK
CKO	: OSCILLATOR (28.636 MHz)
$\overline{\text{CPDM}}$	: CLAMP PULSE
$\overline{\text{CPOB}}$	: CLAMP PULSE
EXP	: EXPOSURE PULSE
FRO	: V SYNC
H1, H2	: H CCD DRIVE CLOCK
HRO	: H SYNC
ID	: LINE ID WRITE ENABLE PULSE
MCK	: MASTER CLOCK
OSCO	: OSCILLATOR INVERTER
PBLK	: BLANKING CLEANING PULSE
RG	: RESET GATE PULSE
$\overline{\text{RS}}$	: SAMPLE/HOLD PULSE
$\overline{\text{SHD}}$	: SAMPLE/HOLD PULSE
$\overline{\text{SHP}}$	: SAMPLE/HOLD PULSE
SUB	: CCD SUBSTRATE PULSE
V1, V2A, V2B, V3	: V CCD DRIVE CLOCK

