

C-MOS TIMING GENERATOR FOR LCD PANEL

- TOP VIEW -



(V_{DD}=+5V)

PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL
1	–	NC	26	I	TST3	51	–	NC	76	I	NTPL
2	–	NC	27	I	TST4	52	–	NC	77	I	XWD
3	–	V _{DD}	28	–	V _{DD}	53	–	V _{DD}	78	–	V _{DD}
4	–	GND	29	–	GND	54	–	GND	79	–	GND
5	I	TC1	30	I	TST5	55	–	NC	80	I	XHD
6	O	FPD1	31	I	XCLR	56	–	NC	81	I	SLSH3
7	O	PEO1	32	I	RGT	57	–	NC	82	I	TC2
8	I	PWM1	33	O	XRGT	58	–	NC	83	O	FPD2
9	O	RPD1	34	O	HSTA	59	–	NC	84	O	PEO2
10	–	GND	35	–	V _{DD}	60	–	NC	85	I	PWM2
11	O	CKO1	36	O	HCK1A	61	O	FRP	86	O	RPD2
12	I	CKI1	37	O	HCK2A	62	O	XCLP1	87	–	GND
13	–	GND	38	O	HCK1B	63	O	XCLP2	88	O	CKO2
14	I	TST6	39	O	HCK2B	64	O	PRG	89	I	CKI2
15	–	GND	40	–	GND	65	–	GND	90	–	GND
16	I	HSYNC	41	O	HSTB	66	O	SH1	91	O	CKO3
17	I	VS _Y NC	42	O	CLR	67	O	SH2	92	I	CKI3
18	I	HP1	43	O	ENB	68	O	SH3	93	–	GND
19	I	HP2	44	O	VCK	69	O	SH4	94	O	RPD3
20	I	HP3	45	O	PCG	70	–	V _{DD}	95	O	PEO3
21	I	HP4	46	O	VST	71	I	SLSH1	96	I	PWM3
22	I	HP5	47	I	DWN	72	I	SLSH2	97	O	FPD3
23	I	HP6	48	–	NC	73	I	SLAUX	98	I	TC3
24	I	TST1	49	I	VP1	74	I	PCGW	99	I	CP1
25	I	TST2	50	I	VP2	75	I	SLFR	100	I	CP2

5	TC1	RPD1	9
82	TC2	RPD2	86
98	TC3	RPD3	94
		FPD1	6
16	HSYNC	FPD2	83
		FPD3	97
12	CKI1	CKO1	11
89	CKI2	CKO2	88
92	CKI3	CKO3	91
17	VSYNC		
49	VP1	VST	46
50	VP2		
73	SLAUX		
75	SLFR	XRG	33
32	RGT	FRP	61
47	DWN		
18	HP1	HCK1A	36
19	HP2	HCK2A	37
20	HP3	HCK1B	38
21	HP4	HCK2B	39
22	HP5	HSTA	34
23	HP6	HSTB	41
74	PCGW	CLR	42
71	SLSH1	ENB	43
72	SLSH2	VCK	44
81	SLSH3	PCG	45
99	CP1	XCLP1	62
100	CP2	XCLP2	63
		PRG	64
76	NTPL	SH1	66
77	XWD	SH2	67
80	XHD	SH3	68
24	TEST1	SH4	69
25	TEST2		
26	TEST3		
27	TEST4		
30	TEST5		
14	TEST6		
31	XCLR		
8	PWM1	PEO1	7
85	PWM2	PEO2	84
96	PWM3	PEO3	95

INPUT

CKI1	; OSCILLATION CELL FOR NTSC/PAL
CKI2	; OSCILLATION CELL FOR WIDE
CKI3	; OSCILLATION CELL FOR HD/MNDC
CP1,CP2	; PEDESTAL CLAMP POSITION SELECT
DWN	; IDENTIFYING SIGNAL TO TURN UPSIDE DOWN
HP1-HP6	; HORIZONTAL DISPLAY START POSITION SELECT
HSYNC	; H SYNC (NEGATIVE POLARITY)
NTPL	; MODE SELECT
PCGW	; PCG SELECT
PWM1	; INTEGRATOR INPUT 1 FOR LOOP FILTER
PWM2	; INTEGRATOR INPUT 2 FOR LOOP FILTER
PWM3	; INTEGRATOR INPUT 3 FOR LOOP FILTER
RGT	; IDENTIFYING SIGNAL TO TURN THE LEFT AND RIGHT SIDE
SLAUX	; FREE RUN IDENTIFYING LINE NUMBER SELECT
SLFR	; H REVERSE / F REVERSE SELECT (H: H REVERSE, L: F REVERSE)
SLSH1-SLSH3	; SAMPLE HOLD SELECT
TC1	; PULSE WIDTH ADJUSTMENT FOR FPD1 TERMINAL
TC2	; PULSE WIDTH ADJUSTMENT FOR FPD2 TERMINAL
TC3	; PULSE WIDTH ADJUSTMENT FOR FPD3 TERMINAL
TST1-TST6	; TEST
VP1,VP2	; VERTICAL DISPLAY START POSITION SELECT
VSNC	; V SYNC (NEGATIVE POLARITY)
XCLR	; CLEAR (AT 0V)
XHD	; MODE SELECT
XWD	; MODE SELECT

OUTPUT

CKO1	; OSCILLATION CELL FOR NTSC/PAL
CKO2	; OSCILLATION CELL FOR WIDE
CKO3	; OSCILLATION CELL FOR HD/MNDC
CLR	; CLEAR PULSE
ENB	; ENABE PULSE
FPD1	; PHASE COMPARATOR OUTPUT B-1 FOR NTSC/PAL
FPD2	; PHASE COMPARATOR OUTPUT B-2 FOR WIDE
FPD3	; PHASE COMPARATOR OUTPUT B-3 FOR HD/MNDC
FRP	; ALTERNATING CURRENT DRIVE REVERSE TIMING
HCK1A	; H CLOCK PULSE 1A
HCK1B	; H CLOCK PULSE 1B
HCK2A	; H CLOCK PULSE 2A
HCK2B	; H CLOCK PULSE 2B
HSTA	; H START PULSE A
HSTB	; H START PULSE B
PCG	; PRECHAGE PULSE
PEO1	; INTEGRATOR OUTPUT 1 FOR LOOP FILTER
PEO2	; INTEGRATOR OUTPUT 2 FOR LOOP FILTER
PEO3	; INTEGRATOR OUTPUT 3 FOR LOOP FILTER
PRG	; PRECHAGE SIGNAL PULSE
RPD1	; PHASE COMPARATOR OUTPUT A-1 FOR NTSC/PAL
RPD2	; PHASE COMPARATOR OUTPUT A-2 FOR WIDE
RPD3	; PHASE COMPARATOR OUTPUT A-3 FOR HD/MNDC
SH1	; SAMPLE HOLD PULSE 1
SH2	; SAMPLE HOLD PULSE 2
SH3	; SAMPLE HOLD PULSE 3
SH4	; RESAMPLE HOLD PULSE
VCK	; V CLOCK PULSE
VST	; V START PULSE
XCLP1	; PEDESTAL CLAMP PULSE 1 FOR VIDEO SIGNAL
XCLP2	; PEDESTAL CLAMP PULSE 2 FOR VIDEO SIGNAL
XRGT	; IDENTIFYING SIGNAL TO TURN THE LEFT AND RIGHT SIDE

