



C-MOS VIDEO CLOCK GENERATOR

—TOP VIEW—



CXD1312Q(2/9)

52	SY1		
53	SY2	VR	1
		HR	62
18	PH0		
19	PH1	GH	61
20	PH2		
21	PH3		
22	PH4	CP1	59
27	PH5	CP2	60
28	PH6		
29	PH7		
30	PH8	FLDO	54
31	PH9		
32	PH10	4FSC	9
		FSC	8
15	8FSC	FSCB	7
33	NICK		
38	CFI	SCH	43
		CNTH	63
34	SHIH		
35	CFEN		
36	CFIH		
41	REFH	NIO	4
48	REFB	RZ1	6
44	SCR	RZ2	5
50	FLDI		
39	DLH	LALT	13
40	ADH	WIN	12
46	DLB	ADV	11
47	ADB		
49	LALTI	BPHN	23
51	RSIH	BPHP	24
55	PDIH		
56	HCK	SABS	64
		CFIV	3
2	TES1		
14	M1		
16	M2		
17	M3		
45	M5		
37	M6		



PIN NO.	SIGNAL	DESCRIPTION						
1. VR out	<b>V SYNC PULSE output</b>	VR is derived from the SY1(pin 52) input.						
2. TES1 in	<b>TEST MODE input</b>	<table border="1" data-bbox="599 450 858 607"> <tr> <td>TES1</td> <td>MODE</td> </tr> <tr> <td>0</td> <td>TEST</td> </tr> <tr> <td>(1)</td> <td>NORMAL</td> </tr> </table> <p>0 : Low level            (0) : Low level or open            1 : High level            (1) : High level or open</p>	TES1	MODE	0	TEST	(1)	NORMAL
TES1	MODE							
0	TEST							
(1)	NORMAL							
3. CFIV out	<b>TEST SIGNAL output</b>							
4. NIO out	<b>1/2 NI CLOCK output</b>	The frequency of NIO is a half of the NICK(pin 33) input.						
5. RZ2 out	<b>READ ZERO 2 output</b>	RZ2 is derived from the REFH (pin 41) input and shows the starting timing of each line.						
6. RZ1 out	<b>READ ZERO 1 output</b>	RZ1 is derived from RZ2 (pin 5). RZ1 is delayed by PH0 to PH10 inputs. See the description of the PH0 (pin 18) input.						
7. FSCB out	<b>FSCB PULSE output</b>	FSCB is derived from FSC (pin 8) and its phase is shifted by the LALT I(pin 49) input. The amount of shift is one clock length of the 4FSC (pin-9) input.						
8. FSC out	<b>FSC CLOCK output</b>							
9. 4FSC out	<b>4FSC CLOCK output</b>	These are derived from the 8FSC (pin 15) input.						
10. GND	<b>GND</b>							
11. ADV out	<b>SC-H ADVANCE output</b>							
12. WIN out	<b>SC-H IN PHASE output</b>	These signals shows the SC-H phase. See the description of the DLH (pin 39) input.						
13. LALT out	<b>PAL PULSE output</b>	The LALT output is derived from the REFB(pin 48) burst signal in the pal system.						

- 14. M1 in      HCK FREQUENCY SELECT input**  
Set M1 and M2 (pin 16) as follows according as  
the frequency of the HCK (pin 56) input.

FREQ. OF HCK	M1	M2
908 FH	0	0
910 FH	0	(1)
909 FH	(1)	0
1135 FH	(1)	(1)

FH : Frequency of the H sync signal that  
composes the SY2 (pin 53) input.

- 15. 8FSC in      8FSC CLOCK input**  
The rising edge is active.  
4FSC (pin 9) , FSC (pin 8) and FSCB (pin 7) are  
derived from 8FSC.

- 16. M2 in      HCK FREQUENCY SELECT input**  
See the description of the M1 (pin 14) input.

- 17. M3 in      NOISE ELIMINATOR ON/OFF SELECT input**  
M3 sets the noise eliminator for the GH (pin 61)  
output derived from the SY2 (pin 53) input  
on or off.

M3	NOISE ELIMINATION
0	OFF
(1)	ON

- 18. PH0 in      DELAY CONTROL INPUT FOR RZ1**  
**19. PH1 in      DELAY CONTROL INPUT FOR RZ1**  
**20. PH2 in      DELAY CONTROL INPUT FOR RZ1**  
**21. PH3 in      DELAY CONTROL INPUT FOR RZ1**  
**22. PH4 in      DELAY CONTROL INPUT FOR RZ1**  
These inputs control the delay time of the RZ1  
(pin 6) output as follows:

PH10 to PH0 INPUTS							DELAY TIME OF RZ1
10	9	8	—	2	1	0	
0	0	0	—	0	0	0	$1/(4 \text{ Fsc}) \times 2047$
0	0	0	—	0	0	1	$1/(4 \text{ Fsc}) \times 2046$
0	0	0	—	0	1	0	$1/(4 \text{ Fsc}) \times 2045$
0	0	0	—	0	1	1	$1/(4 \text{ Fsc}) \times 2044$
-----							-----
1	1	1	—	1	0	0	$1/(4 \text{ Fsc}) \times 3$
1	1	1	—	1	0	1	$1/(4 \text{ Fsc}) \times 2$
1	1	1	—	1	1	0	$1/(4 \text{ Fsc}) \times 1$
1	1	1	—	1	1	1	$1/(4 \text{ Fsc}) \times 0$

23. **BPHN out** BURST PHASE-N output  
 24. **BPHP out** BURST PHASE-P output

These are the outputs of the phase comparator between the DLB (pin 46)/ADB (pin 47) inputs and the internal SC that is equivalent to the FSCB (pin 7) output.

The PDIH (pin 55) input inhibits the BPHN and BPHP outputs.

PDIH	BPHN/BPHP OUTPUTS
(0)	INHIBIT
1	ENABLE

25. **GND** GND  
 26. **VDD1** +5V input

27. **PH5 in** DELAY CONTROL INPUT FOR RZ1  
 28. **PH6 in** DELAY CONTROL INPUT FOR RZ1  
 29. **PH7 in** DELAY CONTROL INPUT FOR RZ1  
 30. **PH8 in** DELAY CONTROL INPUT FOR RZ1  
 31. **PH9 in** DELAY CONTROL INPUT FOR RZ1  
 32. **PH10 in** DELAY CONTROL INPUT FOR RZ1

These inputs control the delay time of the RZ1 (pin 6) output. See the description of PH0(pin 18) input.

33. **NICK in** NI CLOCK input  
 NICK is the clock pulse to generate the NI (normal/invert) pulse to be used internally.  
 Usually, CNTH (pin 63) for the NTSC system or LALT (pin 13) for the PAL system is input to this terminal.  
 The rising edge is active.

34. **SHIH in** MODE SELECT (COLOR FRAMING DET./RZ GEN) input  
 35. **CFEN in** MODE SELECT (COLOR FRAMING DET./RZ GEN) input  
 36. **CFIH in** MODE SELECT (COLOR FRAMING DET./RZ GEN) input

These inputs set CXD1312Q to the color framing detector mode or the read zero generator mode as follows:

SHIH	CFEN	CFIH	MODE
0	(0)	1	COLOR FRAMING DETECTOR
(1)	(0)	(0)	RZ GENERATOR

37. **M6 in** SIGNAL SYSTEM SELECT input  
 Set M5 (pin 45) and M6 as follows according as the video signal to be used.

MODE & VIDEO SIGNAL	M5	M6
TEST	0	0
4FSC/FH=909 : PALM	0	(1)
4FSC/FH=910 : NTSC	(1)	0
4FSC/FH=1135: PAL	(1)	(1)

**38. CFI in COLOR FRAME PULSE input**

This pulse is used for resetting the internal LALT signal in the RZ GENERATOR mode.


**39. DLH in DELAY H input****40. ADH in ADVANCE H input**

These H signals are used for the SC-H phase detection. The SC-H phase detector outputs ADV (pin 11) and WIN (pin 12) according as the phase relation between DLH/ADH and the internal SC that is equivalent to FSC (pin 8).

If the internal SC is between ADH and DLH, the WIN output goes to LOW.

If the internal SC is in advance of ADH, the ADV output goes to LOW.


The usual connection is as follows:

**41. REFH in REFERENCE H PULSE input**

REFH is used for the color framing detector and the RZ generator. GH (pin 61) or HR (pin 62) is usually input to this terminal.

**42. GND GND****43. SCH out SC-H PHASE output**

This signal shows the phase difference between REFH (pin 41) and internal SC. When they are in phase, the SCH output is as follows:

**44. SCR in DIRECT RESET INPUT FOR DIVIDE-BY-8 COUNTER**


This signal resets the divide-by-8 counter of 8FSC (pin 15) input directly.

SCR	DIVIDE-BY-8 COUNTER
(0)	RESET
1	COUNT

**45. M5 in SIGNAL SYSTEM SELECT input**

See the description of the M6 (pin 37) input.

46. DLB in **DELAY BURST input**  
 47. ADB in **ADVANCE BURST input**  
 These burst signals are used for phase comparison with the internal SC.  
 The usual connection is as follows:



48. REFB in **REFERENCE BURST input**  
 REFB is used for resetting the divide-by-8 counter. RSIH (pin 51) inhibits the resetting as follows:

RSIH	RESET BY BY REFB
(0)	INHIBIT
1	ENABLE

49. LALTI in **PAL PULSE input**  
 The PAL pulse should be input to this terminal for the PAL system, but this terminal should be kept open for the NTSC system.

50. FLDI in **PAL FIELD PULSE input**  
 Phase alternating pulse by field.  
 The FLDO (pin 54) output is usually input to this terminal for the PAL system, but this terminal should be kept open for the NTSC system.

51. RSIH in **RESET INHIBIT input**  
 This signal inhibits for the REFB (pin 48) input to reset the divide-by-8 counter of 8FSC (pin 15) input.  
 See the description of the REFB (pin 48) input.

52. SY1 in **ROUGH SYNC PULSE input (negative pulse)**  
 VR (pin 1), CP1 (pin 59), CP2 (pin 60) and the internal gate pulse are derived from SY1.

53. SY2 in **SYNC PULSE input (negative pulse)**  
 This sync pulse generates GH (pin 61), and GH is input to the SC-H phase detection circuit. See the description of DLH (pin 39) and ADH (pin 40).

54. FLDO out **FIELD PULSE output**  
 Phase altering pulse by field.

55. PDIH in **BPHN/BPHP OUTPUT INHIBIT input**  
 This signal inhibits the BPHN (pin 23) and BPHP (pin 24) outputs. See the description of BPHN and BPHP.

- 56. HCK in nH CLOCK input**  
The frequency of the HCK input has the specified relation with that of the H sync signal that composes the SY2 (pin 53) input. See the description of the M1 (pin 14) input.
- 57. GND** **GND**  
**58. VDD2** **+5 V input**
- 59. CP1 out LEADING EDGE OF SY1 (pin 52) output**  
**60. CP2 out TRAILING EDGE OF SY1 (pin 52) output**
- 61. GH out GATED H PULSE output**  
**62. HR out H PULSE output**  
GH and HR are derived from the SY2 (pin 53) sync pulse input. Both signals consist of H pulses but not of a half H pulse.  
GH is processed by the noise eliminator and loses nine pulses in the V sync interval.
- 63. CNTH out COUNT H output**  
CNTH is a H pulse signal that is divided from the HCK (pin 56) input . the divider is reset by the SY1 (pin 52) input.  
See the description of the M1 (pin 14) input.
- 64. SABS out TEST output**